

System Integration Implications for the IoT era (a tutorial)

Subu Iyer (<u>s.s.iyer@ucla.edu</u>)

chips.ucla.edu

UCLA ENGINEERING Henry Samueli School of

Engineering and Applied Science

Birthplace of the Internet Birthplace of the Internet




Outline

- Macro trends
- Mobile, Data center and cognitive computing
- Semiconductor technology
- System Integration Technology
 - Packaging
 - -3D
 - Emerging
- Summary



Gartner Hype Cycle







Fundamentally, what is the IoT?

 Semiconductor ckt cost has come down linearly and are now are very cheap

 But Bandwidth has increased exponentially and also decreased in cost










Fundamentally what is the IoT?

- Per capita BW is also increasing exponentially
- We now live in one huge interconnected system
- Most functions will be autonomous and with minimal human intervention







Fundamentally what is the IoT?

- The IoT started with the very first internet connection
- What we are seeing now is only a matter of degree NOT a fundamental paradigm shift
- But the scale of these interconnected devices
 - Depends on our ability to make them ubiquitous
 - The ability to sustain their interconnections
 - And transform data to information to knowledge to intelligence





Ubiquitous interconnected devices






The ability to sustain wireless and wired bandwidth growth

- Ability to handle higher data rates
 - Digital processing of analog signals –CMOS radios
 - In-door communication
 - Higher frequency operationspectrum
 - Optical Fibers will continue to be the backbone
 - Better coding techniques
- Broadcast Power management

BW capability may be increasing faster than Moore's Law








Transforming Data to Intelligence

- Big Data still has a big role to play
- Cloud platforms will still have to do the heavy lifting
- Cognitive computing will be critical
- Human intervention will be minimal





The Question

 Does the IoT mean that semiconductor electronics needs to change course?

Absolutely not!

The IoT era is a consequence of the progress in semiconductor technology – but this progress stalling

What can we do to help it along ...





Silicon Technology Drivers for IoT

Mobile

- More ultra low power heterogeneous integration
 - Sensors of all types
 - More analog
 - Mobile energy sources
 - Form factor
- application space specific
 - Robots
 - Vehicles
 - Wearables / ingestibles
- Neuromorphic engine?
- Approx computation

Stabile

- Single thread performance
- Thermal solutions
- Power distribution & delivery
- Massive Diverse Memory integration with small footprint
- Application specific processors eg. NMPs
- Advanced packaging /photonics

As bandwidth becomes "free", mobile may be mostly data accumulation and aggregation while all computation will happen in the cloud – stabile may be the bigger driver long term

(from report of the IEEE Rebooting Computing 2 summit)



The Power of System on a Chip (SoC)





1964 - TransistorSLT module
6 transistors, 4 resistors






2014 – POWER8 Processor
22nm SOI eDRAM technology, 650mm²
12 cores and 96MB of on-chip memory
4.2 billion transistors

Courtesy IBM

Transistor scaling has made this possible




But as SoCs have gotten more complex

- NRE costs have skyrocketed
- Time to market has become huge
- Manufacturing costs have grown
- and yields have plummeted




Computing is getting data centric and heterogeneous





"cognitive" computing – brawn Vs. brain



Traditional


Neurosynaptic chips address

Scale this up to:

8.5x10¹⁰ neurons

5x10¹⁴ synapses

Over the coming years, IBM scientists hope to meld the two capabilities together to create a holistic computing intelligence



Santiago Ramón y Cajal

- D. Modha (IBM) SyNAPSE
- Scaling the interconnects represents a formidable challenge
- Memory and logic will be far more intimately connected

UCLA ENGINEERING

Henry Samueli School of Engineering and Applied Science Birthplace of the Internet

SanDisk Talk 2014





"cognitive" computing – brawn Vs. brain












It is unlikely that we can just scale our selves out of the huge gap (10³ to 10⁴) in power and interconnect density





Lets get back to Moore's law and scaling

Chip-Scaling can and will continue to at least the "7 nm" node

Its not device physics!

But economics will hold us back




i.e. How low can we go?





The FinFET is the best device we've ever made



Better electrostatics

Voltage scalability

BOX
Si-substrate
SOI-FinFET

But FinFETs on SOI are even better

- All of the above
- No junction leakage
- No punch thru'

But Scaled FINFETs are expensive



May 2016

Two big device issues

- Intrinsic device Parasitics
 - Structurally many capacitances increase
- Contact resistance is an issue

Even so, the scaling of devices to 14nm and beyond does in fact provide incremental benefit In power and density


Though, benefit relative to transistor cost is debatable

The big elephants in the room are lithography and process complexity






The Real Challenge is interconnect scaling



At lower levels of the hierarchy:



- Materials: Liner/barriers dominate
- Physics: Edge scattering
- Patterning: Restrictive geometries

Net: interconnect resistances growing much faster than the traditional 1/k



The Ferrari is great car



But tow a boat with it ??!!



At the high- end (data centers etc.)

- The scaling of devices to 14nm and beyond does in fact provide incremental benefit
 - In power and perhaps in density
- Though, benefit relative to transistor cost is debatable

 The big elephants in the room are lithography, process complexity, and interconnect performance






For edge devices - a different calculus

- Performance is not demanding
- Devices are off most of the time
- Power is dominated by leakage
- And most importantly cost and total power dominate





Dropping operating voltage




Courtesy: S. Kengeri (Global Foundries)



PD and FD SOI

The top silicon layer is typically between 50 and 90 nm thick, depending on the design


Silicon under the channel is partially depleted of mobile charge carriers. Avalanche ionization at the drain can lead to charges accumulating in the quasi-neutral region ("floating body effect")




Partially depleted SOI MOS transistor cross-section

The top silicon layer is between 5 and 20nm thick, typically 1/4 of the gate length

Silicon under the gate is so thin that it is fully depleted of mobile charges. There is no floating body effect.



Fully depleted SOI MOS transistor cross-section



Back Biasing in ultra thin Box SOI Allows for dynamic Vt control



Matching low total power performance to the application


- Fully Depleted SOI technology does allow for acceptable performance at ~0.4V while minimizing total power
- The key is electrical control of Vt through back bias – can be software controlled
- There is a question of cost and Supply chain








ARM Cortex A7 Implementation – Initial results





- FinFet like Performance (1.2Ghz)
- 50% faster performance and 18% lower power than 28HKMG
- 47% lower power than 28HKMG at Iso-Frequency

22FDX at 0.4v

• 92% Less Power at 520MHz (wrt 28HKMG at 800MHz)

Summary on device technology

- At the datacenter, its business as usual more performance, lower active power, and a better cost performance tradeoff
 - The most advanced technology node helps as long as its within the cost constraints = patterning is the Achilles heel
 - Interconnect performance is the Achilles heel
- At the edge its all about total power and where we can minimize standby power without a significant performance degrade at a low enough cost
 - The most advanced node is not ideal and a prior node with dynamically controllable threshold voltage is ideal





Putting the system together is much more than device technology

 Systems are very heterogeneous and diverse and that part of the problem has not garnered enough attention

 Going forward we cannot expect the customary improvements from scaling





What would Yogi Say?




1925-2015

So, if you can't scale the chip

you should try to scale something else!




Package/Board Features have scaled modestly





A high performance board




Consequences of Coarse Chip-Chip interconnects

 Chips are farther apart and sitting in an electrically lossy environment – increased latency, lower signal fidelity, impedence matching

We can not put as many wires between chips





- ☐ So we need to employ serializers and deserializers (aka Ser∪es) reduced pandwidth
- Links between chips need to transmit signals at high frequencies with fidelity more area and power gets relatively worse with scaling




Fig. 5: Approximate breakdown of power in a mid performance system. I/O power including memory power accounts for more than a third of total system active power



Some other thoughts


Contrast the "app" environment with the "hardware" environment

- Time to market: few days Vs few years
- NRE cost Few \$1000s vs a few \$10's of millions
- And our ability to integrate heterogeneous hardware is limited
- The IoT application space will be severely limited by these constraints





Do we need Packages?




Packages are supposed to:

- Protect the chip mechanically and thermally
- Connect the chip electrically to other chips
- Allows mission mode testing of the chip





Do we need Packages ? - No!




Packages are supposed to:

- Protect the chip mechanically and thermally (not really)
- Connect the chip electrically to other chips (by progressive fan-out)
- Allows mission mode testing of the chip (this is true)
 We can scale the package by getting rid of it
 And mount the bare die directly on the board



Evolution Of System Integration





Some Thoughts on 3D integration








Fig. 3: memory die stacked face-to-face using micro-bumps onto a processor die. All connections to the outside are made peripherally through wirebonds. This scheme works for low power chips.








Fig. 4 (a) A packaged multiple die 3-D stack (on an optional interposer) in the face-to-back embodiment. MINESTINE ctions have to go through TSV.

Henry Samueli School of Iowopower Engineering and Applied Science

Birthplace of the Internet




Fig. 4 (b) A packaged two-high 3-die stack in the face-to-face embodiment. Only connections to the laminate go through TSVs. The top die is higher power and directly heat sunk.




Figure 5 Through-silicon vias (TSVs) may be introduced in a hierarchical wiring system. At lower revels, there is less wiring blockage but more integration challenges. Today's relatively large TSVs are optimally integrated at wiring levels where dimensional discrepancies between the wiring level and the TSV are minimal. A couple (1–2) of wiring levels above the TSV can relieve a significant amount of wiring congestion.








Fig. 6 (a) Courtesy IBM

Fig. 6(b)
Courtesy Semtech & IBM

Fig. 6 (a) shows a ceramic MCM. Multiple die are assembled on a multilayer ceramic substrate. Because Vias are mechanically punched, dimensions are rather large and this method of integration does not scale well. Going to organic laminates is only slightly better

EDRAM ASICA ENGINIFEBING neeroose mounted on a ceramic substrate. On interposer BW are Engineering and Applied Science Birthplace of the Internet




Fig. 7 (a) A HMC chip stack showing the lower logic die with four stacked memory die. Courtesy Micron Technology And IBM





Fig. 7 (b) An interposer application with four stacked four-high HBM die and an AMD Graphics processor Courtesy: AMD






UCLA ENGINEERING

Henry Samueli School of

Engingaring a8d Appenioneyica nit and Signal TSV overhead

Birthplace of the Internet






Figure 10: 14nm embedded DRAM.





Figure 11: Case study - C4, Jump, TSV floorplan using 14nm embedded DRAM.

	DDR3	WIDE IO	нмс	нвм
Reference	ISSCC 09	ISSCC 11	VLSI 12	ISSCC 14
Target	General	Mobile	General	General
Node	50nm	50nm	50nm	29nm
Interface	DDR3	CMOS	10G, 15G, (30G)	1 and 2Gb/s/pin
Chip	98 mm2 2Gb	64mm2 1Gb	68mm2 1Gb	35mm2 2Gb
3D Module	8Gb w/ 4 chips	2Gb/2 chips	4Gb w/ 4 chips	8Gb w/ 4 chips
Peak Band	12.8GB/s DIMM @ 800MHz	12.8GB/s chip @ 200MHz	128GB/s HMC @ 2GHz	128GB/s HMB @ 1GHz
Min. TSV Pitch	40μm x 60μm	40μm	~60µm	48μm x 55μm
TSV R	Info. NA.	0.25ohm	Info. NA	Info. NA
TSV C	300fF	47.4fF	Info. NA	Info. NA
# TSV	300 Signals	> 512	1886	> 1024



A unified road map for System Integration?





Shrinking the board

 Without question the smallest board is a single large die with all the system functions

on it


15%)

Amdahl eventually declared the idea would only work with a 99.99% yield, which wouldn't happen for 100 years.

Gene Ahmdahl @Trilogy Systems Hence the quest for the largest Yieldable Unit - the SoC (reticle size today will yield at 3-




Packaging adopting wafer processing techniques




UCLA ENGINEERING
Henry Samueli School of
Engineering and Applied Science
Birthplace of the Internet

S.S. Iyer (July 2015)



Other developments

Silicon Bridge (Intel)




102 – chips; 104 – laminate substrate; 108 – interconnect bridge; 110 – c4 bumps; 112 BGA balls


Intel Patent US 2014/0070380 A1



Apple watch



Chip Scale package





Flexible Electronics (PEL)


Silicon Photonics (IBM)

UCLA ENGINEERING
Henry Samueli School of
Engineering and Applied Science
Birthplace of the Internet

S.S. Iyer (July 2015)



Mega SolFs by re-integration on an Interconnect Fabric



The "right" interconnect fabric

- Mechanically robust (flat, stiff, tough...)
- Capable of fine wiring, fine pitch interconnects
- Thermally conductive
- Can have active and passive built-in components

Silicon Fits the Bill in many cases

Challenges:

- Warpage
- Topography
- Assembly /Thru'put
- Thermal



>100 µm pitch Mass reflow

solder | cu | 100μm >pitch > 40 μm Mass re-flow+TCB Full contact –
TCB
Proximate

2-10μm • Inductive

Capacitive



Flexible electronics

Printed electronics has dominated mindshare

 But as heterogeneity and performance requirements become important assembly on flexible substrates will take share



Anatomy of a flexible sub-system

Power: source, storage, dissipation

Power distribution and control

Active layer : logic, memory

Sensing Layer: sensors, MEMS


I/O layer: RF, antenna, capacitive/inductive

coupling

- Everywhere: flexible interconnects, wires, chip interconnects
- No individual die packaging unconventional chip attach

Page 1

Wafer to Wafer integration at tight pitch



4-layer wafer stack w/ 2.5 μm Pitch

Highly interconnected Microsystems



3D Wafer Scale Integration Process


Make TSVs and the metal layer Remove handle wafer



Metal above TSV **BEOL Strata 1** Si Strata 1 **Backside Oxide** BEOL Strata 0 Si Strata 0

Wei Lin, et al., Prototype of Multi-Stacked Memory Wafers Using Low-Temperature Oxide Bonding and Ultra-Fine-Dimension Copper









CHIPS IoT Framework

Equipment

Applications & Architecture

Heterogeneous Systems
Approximate Computing
Cognitive Computing
Fault Tolerance
Supply chain Integrity
Security
Memory Subsystems
Processing in Memory DFT
Network on Board

Design Infrastructure

Thermo-Mechanical
Electrical
Tools
Partitioning
DFT
Active IF Design

New Tool Concepts Tool Development Scale-Up



Integration

A processing facility for Interconnect Fabric (IF) & assembly

- Silicon processing
- •Glass
- Flexible substrates
- Additive manufacturing
- Thermal compression bonding
- Wafer thinning
- •Wafer-wafer integration

Materials

Fine Pitch Interconnect
Substrate Materials
Warpage, Stress Flexible
Materials
Thermal solutions
Materials for Additive Mfg.
Reliability

Devices/Components

Novel switches
New memory
MEMS
Sensors
Passives, antennae
Medical devices




foundry

Si, Compound Semis, MEMS, and OSATs

UCLA ENGINEERING
Henry Samueli School of
Engineering and Applied Science

Birthplace of the Internet






Chip Assembly







Summary

- The IoT is being hyped quite a bit its just a loot more of the same
- The key enablers have been:
 - Moore's Law
 - Bandwidth growth
- What is missing is efficient ways to turn data into intelligence
 - This requires innovations in computing platforms – especially cognitive platforms
- The industry also needs an "app" –like hardware environment to stimulate innovation
 - The CHIPS approach has potential



Acknowledgements



UCLA ENGINEERING Henry Samueli School of Engineering and Applied Science



And Now for the Million Dollar Question

Who will make money off the IoT?



