

FlexTrateTM: High Interconnect Density Fan-Out Wafer Level Processing for Flexible Bio-compatible Electronics

T. Fukushima, A. Alam, S. Pal, Z. Wan, S. C. Jangam, G. Ezhilarasu, A. Bajwa, and <u>S. S. Iyer</u>

Center for Heterogeneous Integration and Performance Scaling (CHIPS),
Electrical Engineering Department,

University of California at Los Angeles (UCLA)

UCLA ENGINEERING Henry Samueli School of Engineering and Applied Science





Outline

- 1. UCLA CHIPS A Brief Introduction
- 2. New Flexible Device Integration Technology
 - 2-1. Introduction of "FlexTrate®" based on FOWLP
 - 2-2. Fine-Pitch Interconnect Formation
 - 2-3. Process Optimization and Evaluation
- 3. Summary
- 4. Acknowledgement

UCLA ENGINEERING
Henry Samueli School of
Engineering and Applied Science
Birthplace of the Internet








High Performance Flexible systems will require high performance heterogeneous Chips and high interconnect density



Self contained implantable and autonomous electronics has widespread applicaions

- Depression
- Parkinson's
- Epilepsy
- And many more



Markovich et al


But they do need Hi performance processors, heterogeneous components and innovative power delivery and communication and Fine pitch interconnects on flexible substrates to conform and insert

UCLA ENGINEERING
Henry Samueli School of
Engineering and Applied Science
Birthplace of the Internet




Fan-out Wafer Level Packaging (FOWLP) – a Quick Tutorial


- Developed by Infineon (now Nanium)
- Practiced by n some form or the other by
 - TSMC
 - Amkor
 - ASE
 - ...



UCLA ENGINEERING
Henry Samueli School of
Engineering and Applied Science
Birthplace of the Internet









A Fabrication Flow of FlexTrate® using Flexible FOWLP Process with a Biocompatible PDMS











Properties	Biocompatible PDMS
Hardness	30 (Shore A)
Tensile strength	5 (MPa)
Elongation at break	~500%
Dielectric constant @ 100kHz	3.0 (3.01@100Hz)
Dissipation factor @ 100KHz	0.001 (0.0009@100Hz)
Volume resistivity	2×10 ¹⁵ (Ω•cm)
CTE	~300 (ppm/K)
Young modulus	0.5 (MPa)
Tg	-120 (°C)
Thermal decomposition temp.	200 (°C) or more
Screening test	Applicable for implantation in the human body for up to 29 days without encapsulation
UCLA ENGINEERING Henry Samueli School of Engineering and Applied Science Birthplace of the Internet	CHIPS CHIPS CENTRA ON PERFORMANCE SIGNAM CENTRA ON PERFORMANCE


































Summary

- FlexTrate[™] is introduced as a hi-performance wafer-level fanout process on flexible moulded substrates
 - Biocompatible if needed
 - Heterogeneous integration of high performance dielets including
 MEMS and sensors, passives, coils, antennae, batteries, supercaps.....
 - High density Interconnects
 - Embedded Fluidic interconnects
- Tight lithographic alignment of dies and wiring
- Mechanical /electrical testing in progress

UCLA ENGINEERING
Henry Samueli School of
Engineering and Applied Science
Birthplace of the Internet



Acknowledgements

- DARPA (N00014-16-1-2639)
- Members of the UCLA CHIPS consortium,
- GINTI, Tohoku University
- Dow Corning for the PDMS materials used in this work
- NITTO for the adhesives
- MetrospeX LLC and Cyber Technologies for analytic services

chips.ucla.edu

UCLA ENGINEERING
Henry Samueli School of
Engineering and Applied Science
Birthplace of the Internet

