# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent of Pourkeramati:

U.S. Patent No. 6,058,045

Issued: May 2, 2000

Title: SERIAL FLASH MEMORY

Petition for Inter Partes Review

Attorney Docket No.: 351912-22.045

Customer No.: 26379

Petitioner: Toshiba Corporation

Real Parties in Interest: Toshiba Corporation; Toshiba America, Inc.; Toshiba America Electronic Components, Inc.; Toshiba America Information Systems, Inc.

# PETITION FOR INTER PARTES REVIEW

Mail Stop Patent Board Patent Trial and Appeal Board P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Pursuant to the provisions of 35 U.S.C. §§ 311-319, Toshiba Corporation

(hereinafter "Petitioner") hereby petitions the Patent Trial and Appeal Board to

institute an inter partes review of claims 1 and 4 of United States Patent

No. 6,058,045.

# TABLE OF CONTENTS

# Page

I.	I. MANDATORY NOTICES			1	
	A.	Real	Party-i	n-Interest	1
	B.	Related Matters			
	C.	Lead	and B	ack-up Counsel	2
	D.	Servi	ce Info	ormation	2
II.	GRO	UNDS	FOR	STANDING	2
III.	RELI	EF RE	EQUES	STED	3
IV.	THE	REAS	ONS I	FOR THE REQUESTED RELIEF	3
	A.	Sumr	nary o	f Reasons	3
	B.	The '	045 Pa	itent	4
		1.	Over	view	4
		2.	Prose	cution History	6
	C.	Identi	ificatio	on of Challenges	7
		1.	Chall	enged Claims	7
		2.	Statu	tory Grounds for Challenges	8
		3.	Clain	n Construction	8
		4.	Leve	of Ordinary Skill in the Art	13
		5.	Ident Unpa	ification of How the Construed Claims Are tentable	13
			i.	Challenge #1: Claims 1 and 4 are anticipated by Nakai	13
			ii.	Challenge #2: Claims 1 and 4 are anticipated by the 1993 Databook	30
V.	CON	NCLUSION45			45
VI.	PAY	MENT OF FEES45			

# **EXHIBIT LIST**

- TOSH-1001 U.S. Patent No. 6,058,045 to Pourkeramati
- TOSH-1002 Prosecution File History for U.S. Patent No. 6,058,045
- TOSH-1003 Prosecution File History for U.S. Patent No. 5,953,254
- TOSH-1004 Provisional Patent Application 60/025,698
- TOSH-1005 U.S. Patent No. 5,297,029 to Nakai ("Nakai")
- TOSH-1006 Declaration of Robert J. Murphy
- TOSH-1007 A 35 ns Cycle Time 3.3 V Only 32 Mb NAND Flash EEPROM,
  Yoshihisa Iwata et al, IEEE Journal of Solid-State Circuits (November 1995)
- TOSH-1008 Declaration of Doug Wong
- TOSH-1009Datasheet for TC584000P/F/FT/TR CMOS NAND E2PROM<br/>electrically erasable and programmable Nonvolatile Memory,<br/>published in Toshiba 1993 MOS Memory (Non-Volatile)<br/>Databook ("1993 Databook")

# I. Mandatory Notices

## A. Real Party-in-Interest

Pursuant to 37 C.F.R. § 42.8(b)(1), the real parties-in-interest are Toshiba Corporation; Toshiba America, Inc.; Toshiba America Electronic Components, Inc.; and Toshiba America Information Systems, Inc. (collectively "Real Parties-In-Interest").

# **B.** Related Matters

Pursuant to 37 C.F.R. § 42.8(b)(2), Petitioner states that Intellectual Ventures I LLC and Intellectual Ventures II LLC ("Intellectual Ventures") is asserting U.S. Patent 6,058,045 ("the '045 Patent") against the Real Parties-In-Interest in a suit filed March 20, 2013, styled *Intellectual Ventures I LLC and Intellectual Ventures II LLC v. Toshiba Corporation, Toshiba America, Inc., Toshiba America Electronic Components, Inc., and Toshiba America Information Systems, Inc.*, pending in the U.S. District Court for the district of Delaware. As of the filing of this petition, no other judicial or administrative matters are known to Petitioner that would affect, or be affected by, a decision in an *inter partes* review of the '045 Patent.

# C. Lead and Back-up Counsel

Pursuant to 37 C.F.R. § 42.8(b)(3), Petitioner provides the following

designation of counsel:

Lead Counsel	Back-up Counsel
Alan A. Limbach	Gerald T. Sekimura
DLA PIPER LLP (US)	DLA PIPER LLP (US)
2000 University Avenue	555 Mission Street, Suite 2400
East Palo Alto, CA 94303	San Francisco, CA 94105
Phone: (650) 833-2433	Phone: (415) 836-2576
Fax: (650) 687-1182	Fax: (415) 659-7476
alan.limbach@dlapiper.com	gerald.sekimura@dlapiper.com
USPTO Customer No. 26379	USPTO Customer No. 26379
USPTO Reg. No. 39,749	USPTO Reg. No. 30,103

# **D.** Service Information

Pursuant to 37 C.F.R. § 42.8(b)(4), papers concerning this matter should be served on either Alan Limbach or Gerald Sekimura identified above, and copying

if appropriate the following email address:

IV-Toshiba-DLA-Team@dlapiper.com.

# II. Grounds for Standing

Pursuant to 37 CFR § 42.104(a), Petitioner certifies that (i) the '045 Patent is

available for *inter partes* review and (ii) Petitioner is not estopped or barred from

requesting *inter partes* review challenging the '045 Patent on the grounds

identified in this petition.

## **III.** Relief Requested

Petitioner asks that the Board review the accompanying prior art and analysis, institute a trial for *inter partes* review of claims 1 and 4 of the '045 Patent, and cancel claims 1 and 4 as invalid for the reasons set forth below.

# IV. The Reasons for the Requested Relief

The full statement of the reasons for relief requested is as follows:

# A. Summary of Reasons

The '045 Patent relates to a flash memory cell structure and an array configuration of flash memory cells. More specifically, claims 1 and 4 of the '045 Patent are directed to the voltages used to program a specific array configuration of flash memory cells.

The flash memory array configuration, and the specific technique used to program that array configuration, as recited in claims 1 and 4, were known years before even the earliest date (September 9, 1996) to which the '045 Patent purports to claim priority. Evidence of such can be found in:

(1) Toshiba's U.S. Patent 5,297,029 to Nakai et al. ("**Nakai**"), which was filed on December 18, 1992 and issued on March 22, 1994. (TOSH-1005.)

(2) Datasheet for Toshiba's TC584000P/F/FT/TR CMOS NAND E<sup>2</sup>PROM electrically erasable and programmable nonvolatile memory,

published in its 1993 MOS Memory (Non-Volatile) Databook ("1993 Databook"). (TOSH-1009, pages 367-380.)

This petition demonstrates that Nakai and the 1993 Databook each anticipates claims 1 and 4 of the '045 Patent, rendering them invalid.

#### B. The '045 Patent

#### 1. Overview

The '045 Patent contains 6 claims. Claims 1-3 are independent apparatus claims each of which recite the same structural configuration of an array of flash memory cells. The recited memory array configuration includes columns of serially connected flash memory cells, and various lines connected to different terminals and points within the array. Claim 1 further recites certain voltages on the various memory array lines during <u>programming</u>. Claim 2 further recites certain 3 further recites certain voltages on the various memory array lines during <u>erase</u>. Claim 3 further recites certain voltages on the various memory array lines during a <u>programming</u> inhibit mode. (TOSH-1001, 8:22-9:33.)

Claim 4 is an independent method claim reciting the steps of applying the certain voltages on the various memory array lines as recited in claim 1 for <u>programming</u> memory cells. Claim 5 is a method claim which depends from claim 4 and recites the steps of applying the certain voltages on the various memory array lines as recited in claim 2 for <u>erasing</u> memory cells. Claim 6 is a

method claim which depends from claim 5 and recites the steps of applying the certain voltages on the various memory array lines as recited in claim 3 for accomplishing <u>program inhibit</u>. (TOSH-1001, 10:1-31.)

This Petition requests review only of claims 1 and 4 and the memory array programming recited therein. Figure 4 of the '045 Patent shows the exemplary memory array circuit covered by claims 1 and 4:



<sup>(</sup>TOSH-1001, Fig. 4.)

According to the '045 Patent, the array 400 includes columns of memory cells 402 located at the intersections of <u>word lines</u> **WL0-WL15** and <u>bit lines</u> **BL0-BL15**. <u>Bit line select transistors</u> **404** are located at the top of each memory cell column, and couple bit lines BL0-BL15 to the memory cell columns. <u>Source select</u> <u>transistors</u> **406** are located at the bottom of each memory cell column, and couple the memory cell columns to ground (or Vss). A <u>bit line select control line</u> **BSL**  controls the gate terminals of the bit line select transistors 404, and the <u>source</u> <u>select control line</u> **SSL** controls the gate terminals of the source select transistors 406. (TOSH-1001, 6:25-33 and Fig. 4.)

Table I of the '045 Patent discloses the various voltages that are applied to selected and unselected lines of the array during erase, program and read operations:

TABLE I

10	Control Line	Erase	Program	Read	Condition
40	BSL	Vcc Vss	Vcc Vss	Vcc Vcc	Selected
	BLO	Vcc	Vss	1.0–1.4V	Selected
	BL1 WL0	Vss Vcc	Vee Vee	0.5V Vcc	Unselected Unselected
45	WL1	-12 to -15V	15–20V	Vss	Selected

(TOSH-1001, 6:37-45.)

For example, during a programming operation, according to Table I, the Vcc voltage is applied to the selected bit line select control line BSL, the unselected bit line BL1, and the unselected word line WL0. Voltage Vss is applied to the selected source select control line SSL and to the selected bit line BLO. A 15-20V voltage is applied to the selected word line WL1.

## 2. **Prosecution History**

The '045 Patent is a divisional of U.S. Patent 5,953,254 (the '254 patent), which claims priority to provisional application No. 60/025,698 (the '698 provisional application). The '045 Patent was allowed in response to a preliminary

amendment which cancelled the claims from the parent case and added the claims which issued as claims 1-6. The preliminary amendment did not include any argument or remarks on the merits. (TOSH-1002, Preliminary Amendment, May 25, 1999.)

The '254 Patent is directed to the design of the individual memory cells (as opposed to the array configuration and operational voltages). During prosecution of the '254 Patent, originally filed claims 8-10 (directed to memory array configuration and the programming, erase and program inhibit voltages) were cancelled in response to a restriction requirement, and filed in the divisional application which became the '045 Patent. (TOSH-1003, Response to Restriction Requirement, July 30, 1998.) Therefore the file history of the '254 patent does not appear relevant to the scope and validity of '045 Patent claims.

The prior art references (Nakai and 1993 Databook) that are the subject of this petition are not listed in the references cited and were not considered by the Examiner during the prosecution of the '045 Patent. (TOSH-1001, Cover Page.)

## C. Identification of Challenges

## 1. Challenged Claims

Claims 1 and 4 of the '045 Patent are challenged in this petition.

#### 2. Statutory Grounds for Challenges

<u>Challenge #1:</u> Claims 1 and 4 of the '045 Patent are anticipated and rendered invalid by Nakai under 35 U.S.C. 102(b) (pre-AIA). The Nakai patent issued on March 22, 1994 (more than one year prior to the earliest claimed priority date – September 9, 1996 – for the '045 Patent). (TOSH-1005, cover page.)

<u>Challenge #2:</u> Claims 1 and 4 of the '045 Patent are anticipated and rendered invalid by the 1993 Databook under 35 U.S.C. 102(b) (pre-AIA). The 1993 Databook was published in 1993, (more than one year prior to the earliest claimed priority date – September 9, 1996 – for the '045 Patent). (TOSH-1008, ¶6, and TOSH-1009.)

#### **3.** Claim Construction

Pursuant to 37 C.F.R. § 42.100(b) and 42.204(b)(3), this petition presents claim analysis in a manner that is consistent with the broadest reasonable construction in light of the specification. Claim terms are given their ordinary and accustomed meaning as would be understood by one of ordinary skill in the art, unless the inventor, as a lexicographer, has set forth a special meaning for a term. *Multiform Desiccants, Inc. v. Medzam, Ltd.*, 133 F.3d 1473 (Fed. Cir. 1998); *York Prods., Inc., v. Central Tractor Farm & Family Ctr.*, 99 F.3d 1568, 1572 (Fed. Cir. 1996). In the '045 Patent, the inventor did not act as a lexicographer and did not provide a special meaning for any of the claim terms. Accordingly, using the broadest reasonable interpretation standard, the terms should be given their ordinary and customary meaning as understood by a person of ordinary skill in the art and consistent with the disclosure. Several key terms are discussed below:

> "logic low voltage": a low voltage, such as ground or Vss. This construction is confirmed in the specification of the '045 Patent, which does not include the term "logic low voltage." Claims 1 and 4 recite that for programming, a "logic low voltage" is applied to the selected bit line (TOSH-1001, claims 1 and 4), and the specification states that for programming, the selected bit line is grounded and at voltage Vss (TOSH-1001, 7:29 and 6:37-45). Additionally, claims 1 and 4 recite that for programming, a "logic low voltage" is applied to the source select control line, (TOSH-1001, claims 1 and 4), and the specification states for programming, the source select control line is at Vss (TOSH-1001, 6:37-45; 7:36). Also, the specification states that the source select transistors "couple ground (or Vss) to memory cells 402" (TOSH-1001, 6:29-30). One skilled in the art reviewing the '045 Patent would understand that a "logic low voltage" is a low voltage, such as ground or Vss. (TOSH-1006, ¶16).

- "logic high voltage": a positive voltage higher than the logic low voltage, such as Vcc. This construction is confirmed in the specification of the '045 Patent, which does not include the term "logic high voltage." Specifically, claims 1 and 4 recite that the "logic high voltage" is applied to the "bit line select control line" (BSL), the unselected bit line and the unselected word line during program, and the specification discloses that voltage Vcc is applied to those same lines during program (TOSH-1001, claims 1 and 4; 6:37-45; 7:26-40). One skilled in the art reviewing the '045 Patent would understand that a "logic high voltage" is a voltage higher than the logic low voltage, such as Vcc. (TOSH-1006, ¶17).
- *"boosted positive voltage"*: a positive voltage higher than the logic high voltage. This construction is confirmed in the specification of the '045 Patent, which does not include the term "boosted positive voltage." Specifically, claims 1 and 4 recite that a boosted positive voltage is applied to the selected word line during program, and the specification discloses that a high voltage (e.g. 15 to 20V) is applied to the selected word line during 1 and 4; 6:37-45; 7:26-40). One skilled in the art reviewing the '045 Patent

would understand that a "boosted positive voltage" is a voltage higher than the logic high voltage. (TOSH-1006, ¶18).

"selected bit line": the bit line connected to the column of memory cells containing the memory cell to be operated on. "unselected bit *lines*": the bit lines connected to the columns of memory cells not containing the memory cell to be operated on. The '045 Patent discloses the relationship between a "selected bit line" and "unselected bit lines" by way of an example involving the programming of memory cell 402-C in Fig. 4 (i.e. the memory cell being operated on during programming). In Fig. 4, memory cell 402-C is depicted in the column of memory cells connected to bit line BL0, while the other bit lines BL1 to BL15 are not connected to the column of memory cells containing memory cell 402-C. In the description, bit line BL0 is referred to as the "selected bit line" and bit lines BL1-BL15 are referred to as the "unselected bit lines." (TOSH-1001, 7:27-30; Fig. 4.) One skilled in the art reviewing the '045 Patent would understand that "selected bit line" is the bit line connected to the column of memory cells containing the memory cell to be operated on, and "unselected bit lines" are the bit lines

connected to the columns of memory cells not containing the memory cell to be operated on. (TOSH-1006, ¶19).

"selected word line": the word line connected to the row of memory cells containing the memory cell to be operated on. "unselected word *lines*": the word lines connected to the rows of memory cells not containing the memory cell to be operated on. The '045 Patent discloses that when programming memory cell 402-C (i.e. the memory cell being operated on during programming), which is connected to word line WL1 but not connected to any of the other word lines, word line WL1 is referred to as the "selected word line" and word lines WL0 and WL2-WL15 are referred to as the "unselected word lines." (TOSH-1001, 7:27-37; Fig. 4.) One skilled in the art reviewing the '045 Patent would understand that "selected word line" is the word line connected to the row of memory cells containing the memory cell to be operated on, and "unselected word *lines* are the word lines connected to the rows of memory cells not containing the memory cell to be operated on. (TOSH-1006, ¶20).

The proposed claim constructions are presented using the broadest reasonable interpretation standard, which is applied solely for the purposes of *inter partes* review. Because the standards of claim interpretation used by the Courts in

patent litigation are different from the claim interpretation standards used by the Office in claim examination proceedings (including *inter partes* review), Petitioner reserves the right to advocate a different claim interpretation in any other forum in accordance with the claim construction standards applied in such forum.

# 4. Level of Ordinary Skill in the Art

With respect to the technologies disclosed and claimed in the '045 patent, one of ordinary skill in the art would have had a Bachelors of Science degree in electrical engineering and 5 years of experience, or a Masters of Science degree in electrical engineering and 3 years of experience, working in the field of nonvolatile memory devices. (TOSH-1006, ¶9).

# 5. Identification of How the Construed Claims Are Unpatentable

# i. <u>Challenge #1: Claims 1 and 4 are anticipated by</u> <u>Nakai</u>

Claims 1 and 4 of the '045 Patent are anticipated and rendered invalid by Nakai under 35 U.S.C. 102(b) (pre-AIA). Nakai discloses a NAND type EEPROM non-volatile memory array (i.e. flash memory) that includes columns of memory cells "MC" connected in series, and connected at the top to a bit line "BL" via a select transistor T1 and at the bottom to ground GND via a select transistor T2. Select lines SL(1) and SL(2) operate the row of select transistors T1 and the row of select transistors T2, respectively. The array includes word lines WL that each connect to the select gates of one of the memory cells from each column. (TOSH-1005, 1:20-30.) The array is shown in Fig. 22(a) of Nakai (which is included below along-side of Fig. 4 of the '045 patent (the array configurations are



The programming of the array in Nakai is described from column 1, line 46

to column 2, line 9, and illustrated in Fig. 23(a):



FIG. 23(a)

(TOSH-1005, Fig. 23(a).)

For programming the selected cell labeled "Programmed Cell" in Fig. 23(a), the select line SL(1) is set at 12 V (i.e. "logic high") so that the select transistors T1 are "ON," and the select line SL(2) is set at 0V (i.e. "logic low") so that the select transistors T2 are "OFF." (TOSH-1005, 1:53-57, Fig. 23(a).) The word line for the selected cell (i.e. the selected word line) is placed at voltage Vpp, while the remaining word lines (i.e. the unselected word lines) are placed at VPI. (TOSH-1005, Fig. 23(a).) (TOSH-1005, Fig. 23(a).) Vpp is a high voltage of "about 20 V" (i.e. a boosted positive voltage). (TOSH-1005, 1:47.) VPI is a voltage of "about 10 V" (i.e. a logic high voltage). (TOSH-1005, 1:50.) The bit line BL(1) for the selected cell (i.e. the selected bit line) is placed at 0V (i.e. a logic low voltage), while the remaining bit lines (i.e. BL(2), the unselected bit lines) are placed at a voltage of VDPI. (TOSH-1005, Fig. 23(a).) VDPI is a voltage of "about 10 V" (i.e. a logic high voltage). (TOSH-1005, 2:3.)

The above programming voltages disclosed in Nakai are summarized below, along with a summary of voltages recited in claims 1 and 4 of the '045 Patent:

U.S. Patent No. 6,058,045 Petition For Inter Partes Review

Array Element	Voltages – '045 Patent claims 1 & 4	Voltages – Nakai
BSL	Logic High	12  V on SL(1) - i.e. logic high
SSL	Logic Low	0  V on  SL(2) -  i.e. logic low
Selected Bit Line	Logic Low	0  V on BL(1) -  i.e. logic low
Unselected Bit Lines	Logic High	VDPI (10V) on BL(2) – i.e. logic high
Selected Word Line	Boosted Positive	Vpp (20 V) on WL with Programmed Cell – i.e. boosted positive
Unselected Word Lines	Logic High	VPI (10V)on WL's without Programmed Cell – i.e. logic high

Therefore, Nakai anticipates both the memory array configuration as recited in claim 1, as well as the combination of programming voltages as recited in claims 1 and 4. Thus, claims 1 and 4 are invalid under 35 U.S.C. 102(b) (pre-AIA).

The following claim charts demonstrate, on a limitation-by-limitation basis, how claims 1 and 4 of the '045 Patent are anticipated by Nakai under 35 U.S.C. § 102(b) (pre-AIA).

	U.S. Patent 6,058,045 - Claim 1	Correspondence to U.S. Patent No. 5,297,029 (Nakai)
Pre	Claim 1 1. An array of flash memory cells comprising:	<ul> <li>Nakai discloses an arrav of flash memory cells:</li> <li>In recent electrically erasable and programmable read only memories (EEPROM), particularly NAND type EEPROM, data can be read and written in unit of page (256 bits to several thousands bits) because only a small current flows during data write and erase. NAND 15 type non-volatile semiconductor memories having a capacity of 4 M bits are practically used nowadays (refer to 1988—ISSCC An Experimental 4 MB EE-PROM with a NAND Structure Cell).</li> <li>(TOSH-1005, 1:11-14.)</li> <li>It was well known in the art that NAND type EEPROMs were commonly referred to as "flash memory". See at least for example the title, Abstract and disclosure in A 35 ns Cycle Time 3.3 V Only 32 Mb NAND Flash EEPROM, Yoshihisa Iwata et al, IEEE Journal of Solid-State Circuits (November 1995), which repeatedly refers to "NAND Flash EEPROM's." (TOSH-1007.)</li> </ul>
		One skilled in the art would have understood that NAND type EEPROMs are flash memory cell arrays. (TOSH-1006, ¶22).









	U.S. Patent 6,058,045 - Claim 1	Correspondence to U.S. Patent No. 5,297,029 (Nakai)
1e	wherein, during programming:	Col. 1, lines 46 to col. 2, line 9, and Fig. 23(a) of Nakai describes a program operation. Next, the write operation will be described. As shown in FIG. 23(a), a high voltage (V <sub>pp</sub> ) of about 20 V (TOSH-1005, 1:46-52; Fig. 23(a).)
lf	a logic high voltage is applied to said bit line select control line to turn on bit line select transistors,	Image: Construction of the select select select in the select
		$\frac{VPI}{VPI} = \frac{WL_{1}}{mc_{1}} = \frac{mc_{1}}{mc_{1}} = \frac{mc_{1}}{mc_{1}}$ SELECT LINE $\frac{mc_{1}}{mc_{1}} = \frac{mc_{1}}{mc_{1}} = \frac{mc_{1}}{mc_{1}} = \frac{mc_{1}}{mc_{1}}$ FIG. 23(a)
		(TOSH-1005, FIG. 23(a).)





U.S. Patent 6,058,045 - Claim 1	Correspondence to U.S. Patent No. 5,297,029 (Nakai)
	It is inherent from Nakai that Figs. 22(a) and 23(a) show only a portion of the full array, and additional columns of memory cells each connected to its own bit line are included in the full array. (TOSH-1006, ¶23).
	<ul> <li>FIG. 25 illustrates the operation modes of a practically used 4 M NAND structure semiconductor memory. As shown in FIG. 25(a), 512 bits * 8 (I/O)=4096 bit lines are laid out in the column direction, and 128 NAND bundles * 8 bits=1024 word lines are laid out in the row direction. In writing data in this memory, data (TOSH-1005, 2:25-30.)</li> </ul>
	See Fig. 25(a) showing the plurality of columns of memory cells.
	(CIRCUIT BLOCK DIAGRAM) I/O COLUMN DECODER REGISTER (SRAM) I NAND BUNDLE 8 NAND CELLS COLUMN (4K) FIG. 25(g)





	U.S. Patent	Correspondence to U.S. Patent No. 5,297,029 (Nakai)
	Claim 4	
Pre	Claim 4 4. A method of operating a flash memory device wherein programming memory cells is accomplished by the steps of:	<ul> <li>Nakai discloses a method of operating a flash memory device involving the programming of memory cells.</li> <li>Nakai discloses an arrav of flash memory cells: <ul> <li>In recent electrically erasable and programmable read only memories (EEPROM), particularly NAND type EEPROM, data can be read and written in unit of page (256 bits to several thousands bits) because only a small current flows during data write and erase. NAND 15 type non-volatile semiconductor memories having a capacity of 4 M bits are practically used nowadays (refer to 1988—ISSCC An Experimental 4 MB EE-PROM with a NAND Structure Cell).</li> <li>(TOSH-1005, 1:11-14.)</li> </ul> </li> <li>It was well known in the art that NAND type EEPROMs were commonly referred to as "flash memory". See at least for example the title, Abstract and disclosure in A 35 ns Cycle Time 3.3 V Only 32 Mb NAND Flash EEPROM, Yoshihisa Iwata et al, IEEE Journal of Solid-State Circuits (November 1995), which repeatedly refers to "NAND Flash EEPROM's." (TOSH-1007.)</li> <li>Col. 1, lines 46 to col. 2, line 9, and Fig. 23(a) of Nakai describes a program operation of memory cells.</li> <li>Next, the write operation will be described. As shown in FIG. 23(a), a high voltage (V<sub>pp</sub>) of about 20 V (TOSH-1005, 1:46-52; Fig. 23(a).)</li> <li>One skilled in the art would have understood that Nakai discloses a method of operating a flash memory device by programming memory cells. (TOSH-1006, ¶22).</li> </ul>

	U.S. Patent	Correspondence to U.S. Patent No. 5,297,029 (Nakai)
	6,058,045 -	
12	applying a logic	$S_{aa}$ 1f for claim 1 above
та	high voltage to a	
	hit line select	
	control line to	
	turn on bit line	
	select transistors,	
4b	applying a logic	See 1g for claim 1 above.
	low voltage to a	
	source select	
	control line to	
	turn off source	
	select transistors;	
4c	applying a <u>logic</u>	See 1h for claim 1 above.
	low voltage to a	
	selected bit line	
	while a logic	
	high voltage is	
	applied to	
	<u>unselected bit</u>	
	lines, and	
4d	applying a <u>logic</u>	See 11 for claim 1 above.
	high voltage to	
	unselected word	
	lines, while a	
	<b>boosted positive</b>	
	voltage is applied	
	to a <u>selected</u>	
	word line.	

# ii. Challenge #2: Claims 1 and 4 are anticipated by the 1993 Databook

Claims 1 and 4 of the '045 Patent are anticipated and rendered invalid by the 1993 Databook under 35 U.S.C. 102(b) (pre-AIA). The 1993 Databook discloses a CMOS NAND E2PROM electrically erasable and programmable nonvolatile memory (TC584000P/F/FT/TR). (TOSH-1009, pp. 367-380.) As shown in Fig. 2 (p. 379), the memory includes columns of memory cells connected in series to each other, with each column connected at the top to a bit line via a select transistor and at the bottom to ground via a select transistor. Select Line 1 and Select Line 2 operate the row of select transistors to the bit lines and the row of select transistors to ground, respectively. The array includes word lines that each connect to the gates of one of the memory cells from each column:



WEST\241860048.6 351912-000022 The above configuration is essentially the same as the memory array



configuration disclosed and claimed in the '045 Patent:

The programming of the array in the 1993 Databook is described on page 378 and shown in Fig. 2 on page 379. (TOSH-1009, pp. 378-379.) Specifically, for programming the selected cell labeled "Program Cell" in Fig. 2, the select line 1 is given "H" level (i.e. logic high) and the select line 2 is given "L" level (0V) (i.e. logic low), so that the 8 cells in the column are connected to the bit line (i.e. bit line select transistors are "on") and isolated from ground (i.e. the source line select transistors are "off"). (TOSH-1009, p. 378, Fig. 2 on p. 379). The word line for the selected cell (i.e. the selected word line) is placed at voltage Vpp, while the remaining word lines (i.e. the unselected word lines) are placed at VPI. (TOSH-1009, p. 378, Fig. 2 on p. 379). Vpp is a high voltage of "approximately 20 V" (i.e. a boosted positive voltage). (TOSH-1009, p. 378.) VPI is a voltage of

WEST\241860048.6 351912-000022

<sup>(</sup>TOSH-1001, Fig. 4.)

"approximately 10 V" (i.e. a logic high voltage). (TOSH-1009, p. 378.) The bit line for the selected cell (i.e. the selected bit line) is placed at 0V (i.e. a logic low voltage), while the remaining bit lines (i.e. the unselected bit lines) are placed at a voltage of VDPI. (TOSH-1009, p. 378, Fig. 2 on p. 379.) VDPI is a voltage of "approximately 10 V" (i.e. a logic high voltage). (TOSH-1009, p. 378.)

The above programming voltages disclosed in the 1993 Databook are summarized below, along with a summary of voltages recited in claims 1 and 4 of the '045 Patent:

Array Element	Voltages – '045 Patent claims 1 & 4	Voltages – 1993 Databook
BSL	Logic High	H level on Select Line 1– i.e. logic high
SSL	Logic Low	L level (0V) on Select Line 2– i.e.
		logic low
Selected Bit Line	Logic Low	0 V - i.e. logic low
Unselected Bit Lines	Logic High	VDPI ( $\sim 10$ V) – i.e. logic high
		Vpp (~20 V) on WL containing
Selected Word Line	<b>Boosted Positive</b>	"Program Cell"- i.e. boosted
		positive
Uncolooted Word Lines	Logio High	VPI (~10V) on WL's not containing
Unselected word Lines	Logic High	"Program Cell" – i.e. logic high

Therefore, the 1993 Databook anticipates both the memory array configuration as recited in claim 1, as well as the combination of programming voltages as recited in claims 1 and 4. Thus, claims 1 and 4 are invalid under 35 U.S.C. 102(b) (pre-AIA). The following claim charts demonstrate, on a limitation-by-limitation basis,

how claims 1 and 4 of the '045 Patent are anticipated by the 1993 Databook under

```
35 U.S.C. § 102(b) (pre-AIA).
```

	U.S. Patent	Correspondence to the 1993 Databook
	6,058,045 -	
	Claim 1	
Pre	Claim 1 1. An array of flash memory cells comprising:	The 1993 Databook discloses an array of flash memory cells: MEGA BIT (524,288 WORD × 8 BIT) <u>CMOS NAND E<sup>2</sup>PROM</u> <u>DESCRIPTION</u> The 705840007/F/FT/TR is a 4M bits electrically erasable and programmable nonvolatile memory array opport and the register can be clocked out at a very high speed during page read operations. An eras operation can be performed on elitable for large capacity buffer memory applications such as memory array. That is in the register can be clocked out at a very high speed during page read operations. An eras operation can be performed on elitable for large capacity buffer memory applications such as memory and a so on where nonvolatility is memory. The TOS84000P // F/T/TR is auticable for large capacity buffer memory applications such as memory and so on where nonvolatility is memory. (TOSH-1009, p. 378.) It was well known in the art that NAND type E <sup>2</sup> PROMs were commonly referred to as "flash memory". See at least for example the title, Abstract and disclosure in A 35 <i>ns Cycle Time 3.3 V Only 32 Mb NAND Flash EEPROM</i> , Yoshihisa Iwata et al, IEEE Journal of Solid-State Circuits (November 1995), which repeatedly refers to "NAND Flash EEPROM's." TOSH-1007. One skilled in the art would have understood that NAND type E <sup>2</sup> PROMs are flash memory cell arrays. (TOSH- 1006, ¶26).

	U.S. Patent 6,058,045 - Claim 1	Correspondence to the 1993 Databook
1a	a plurality of columns of serially connected flash <u>memory</u> <u>cells</u> , each memory cell having a <u>gate</u> <u>terminal</u> ;	The 1993 Databook discloses columns of serially connected flash memory cells, each memory cell has a gate terminal. VPP (OV) Bit Line VDPI ( ≈ 10V) Select Line1 ( ≈ 10V) VPI ( ≈ 10V

	U.S. Patent	Correspondence to the 1993 Databook
	6,058,045 -	
1b	a plurality of <u>bit</u> <u>lines</u> respectively coupled to drain side of said plurality of columns of memory cells via a respective plurality of <u>bit</u> <u>line select</u> <u>transistors</u> , said plurality of bit line select transistors having gate terminals coupled to a <u>bit</u> <u>line select</u> <u>control line</u> ;	The 1993 Databook discloses a plurality of bit lines (" <b>Bit</b> Line") respectively coupled to the drain side of the memory cell columns via respective bit line select transistors which have gate terminals coupled to a bit line select control line ("Select Line 1"). Bit line select control line Bit line select vpr (00) Bit Line VDPI (= 10V) transistors verified UPP (00) Bit Line VDPI (= 10V) transistors verified UPP (00) VDPI (= 10V) transistors verified UPP (= 10V) transistors verifie



	U.S. Patent 6,058,045 -	Correspondence to the 1993 Databook
1d	Claim 1 a plurality of source select transistors respectively coupling a source side of said plurality of columns of memory cells to a logic low voltage, and having gate terminals coupled to a source select control line,	The 1993 Databook discloses a plurality of source select transistors that respectively couple the source side of the columns of memory cells to a logic low voltage (ground), and which have gate terminals coupled to a source select control line ("Select Line 2"). $V_{PP}(0V) = U_{PP}(0V) =$
1e	wherein, during programming:	(TOSH-1009, Fig. 2 on p. 379.) Page 378, and Fig. 2 on page 379 of the 1993 Databook describes a program operation. OPERATION PRINCIPLE <u>PROGRAM OPERATION</u> <u>Fig. 2 shows the program operation principle of the TC584000P/F/FT/TR.</u> (TOSH-1009, p. 378 and Fig. 2 on p. 379.)





	U.S. Patent	Correspondence to the 1993 Databook
	6,058,045 -	
1h	a logic low	The 1993 Databook discloses applying a logic low
111	voltage is applied	voltage (i e " $(0V)$ ") to the selected bit line (i e the bit line
	to a selected bit	containing TR1) while applying a logic high voltage (i.e.
	line while a logic	"VDPI" which is "~10V") to unselected bit lines (i.e. the
	high voltage is	bit line not containing TR1).
	applied to	On the other hand, <u>OV</u> is given to the bit line connected to the NAND that has TR1 in which data '0'
	<u>unselected bit</u>	is going to be programmed and V <sub>DPI</sub> (approximately 10V) is given to the bit line connected to the NAND that has TR2 in which data '1' is going to be programmed.
	lines, and	(TOSH-1009, p. 378.)
		1 K1 is shown to be the cell that is programmed with the
		o data, whereas TK2 is shown to be the cell that is not programmed (i.e. it retains the "1" data from the previous
		erase).
		$V_{PP}(0V)$ Bit Line $VDPI(\approx 10V)$ $V_{PP}(\approx 20V)$
		select Line 1
		VPI
		$\begin{array}{c c} TR1 & TR2 & TR2 \\ \hline VPI & CHI & CHI & CHI & VPI & CHI & CHI & VPI & C$
		Select Line 2 (0V)
		Fig.2 Program Principle of TC584000 $\pi$
		(103H-1009, Fig. 2 on page 379.)
		PROGRAM OPERATION
		Fig. 2 shows the program operation principle of the TC584000P/F/FT/TR. The program operation is to program data '0's into cells in the erased state (data '1') by employing tunneling phenomenon. The
		(TOSH-1009, Fig. 2 on page 379.)
		It is inherent from the 1993 Databook that Fig. 2 shows
		only a portion of the full array, and that additional
		columns of memory cells each connected to its own bit
		line are included in the full array. (10SH-1006, $\P$ 27).
		FEATURES
		Organization Memory Cell Array : 512K×8     Register : 512×8
		(TOSH-1009, p. 367.)





	U.S. Patent	Correspondence to the 1993 Databook
	6,058,045 -	
D	Claim 4	
Pre	4. A method of	The 1993 Databook discloses a method of operating a
	memory device	memory cells
	wherein	includy cells.
	programming	The 1993 Databook discloses an array of flash memory
	memory cells is	cells:
	accomplished by	4MEGA BIT (524,288 WORD × 8 BIT) CMOS NAND E <sup>2</sup> PROM
	the steps of:	The TC584000P/F/FT/TR is a 4M bits electrically erasable and programmable nonvolatile memory equipped with a 512K×8 nonvolatile memory array and a 512K×8 data register, which can operate with a single 5V power supply. It has a 512-byte data register inside. A program operation and a read operation are performed by transferring the 512 byte page of data between the register and the memory cell array. Data in the register can be clocked out at a very high speed during page read operations. An erase operation can be performed on either a 4K-byte block or the whole chip. The TC584000P/F/FT/TR is suitable for large capacity buffer memory applications such as semiconductor disk, voice recording and replaying, digital still camera, and so on where nonvolatality is necessary.
		(TOSH-1009, p. 378.)
		It was well known in the art that NAND type E <sup>2</sup> PROMs
		were commonly referred to as "flash memory". See at
		least for example the title, Abstract and disclosure in A 35
		<i>ns Cycle Time 5.5 V Only 52 Mb NAND Flash EEPROM</i> , Voshihisa Jwata et al. IEEE Journal of Solid-State
		Circuits (November 1995), which repeatedly refers to "NAND Flash EEPROM's." (TOSH-1007.)
		Page 378, and Fig. 2 on page 379 of the 1993 Databook describes a program operation
		OPERATION PRINCIPLE
		PROGRAM OPERATION
		<u>Fig. 2 shows the program operation principle of the TC584000P/F/FT/TR.</u>
		(TOSH-1009, p. 378 and Fig. 2 on p. 379.)
		One skilled in the art would have understood that the 1993 Databook discloses a method of operating a flash memory device by programming memory cells. (TOSH-1006, ¶26).

	U.S. Patent 6,058,045 -	Correspondence to the 1993 Databook
4a	applying a logic	See If for claim I above.
	nign voltage to a	
	bit line select	
	control line to	
	turn on bit line	
1h	select transistors,	See 1g for aloim 1 above
40	apprying a logic	see ig ioi claim i above.
	iow voltage to a	
	source select	
	turn off source	
	select transistors.	
Ac	applying a logic	See 1h for claim 1 above
40	low voltage to a	
	selected bit line	
	while a logic	
	high voltage is	
	applied to	
	unselected bit	
	lines, and	
4d	applying a logic	See 1i for claim 1 above.
	high voltage to	
	unselected word	
	lines, while a	
	<b>boosted positive</b>	
	voltage is applied	
	to a <u>selected</u>	
	word line.	

# V. Conclusion

Petitioner has established that claims 1 and 4 of the '045 Patent are invalid as anticipated by prior art not yet considered by the Patent Office for the reasons set forth above. There is a reasonable likelihood that Petitioner will prevail as to each of the claims. Therefore, Petitioner requests that the Patent Office order an *inter partes* review trial, and then proceed to cancel claims 1 and 4 of the '045 Patent.

# VI. Payment of Fees

The undersigned authorizes payment for any additional fees that might be due in connection with this Petition, or any credit for overpayment, to Deposit Account No. 07-1896 referencing Attorney Docket No. 351912-22.045.

Respectfully submitted,

Dated: October 31, 2013

/Alan A. Limbach/

Alan A. Limbach Registration No. 39,749

DLA PIPER LLP (US) 2000 University Avenue East Palo Alto, CA 94303-2215 Telephone:650.833.2433 Facsimile: 650.687.1182

U.S. Patent No. 6,058,045 Petition For Inter Partes Review

# **CERTIFICATE OF SERVICE**

The undersigned certifies service pursuant to 37 C.F.R. 37 C.F.R. §§ 42.6(e) and

42.105(b) on the Patent Owner by Express Mail of a copy of this Petition for Inter

Partes Review and supporting materials at the following correspondence address

of record for the '045 Patent:

NDQ Special Reexam Group 1000 Louisiana Street, Fifty-Third Floor Houston TX 77002

Dated: October 31, 2013

/Alan A. Limbach/

Alan A. Limbach Registration No. 39,749

DLA PIPER LLP (US) 2000 University Avenue East Palo Alto, CA 94303-2215 Telephone:650.833.2433 Facsimile: 650.687.1182