UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

TOSHIBA CORPORATION Petitioner

v.

INTELLECTUAL VENTURES I LLC Patent Owner

> Case No. IPR2014-00113 Patent 6,058,045

PETITIONER TOSHIBA CORPORATION'S DEMONSTRATIVE

EXHIBITS

Mail Stop "Patent Board"

Patent Trial and Appeal Board U.S. Patent and Trademark Office P.O. Box 1450 Alexandra, VA 22313-1450

WEST\251937704.1 355160-000045



Inter Partes Review of U.S. Patent No. 6,058,045 IPR2014-00113

Toshiba Corporation Petitioner

v. Intellectual Ventures I LLC ("IV") Patent Owner

Petitioner Toshiba Corporation's Demonstratives Oral Hearing: November 6, 2014

IV's '045 Patent

				US006058045A	
Un	ited	States Patent [19]	[11]	Patent Number:	<mark>6,058,045</mark>
Pou	rkeram	ati	[45]	Date of Patent:	May 2, 2000
[54]	SERIAL	FLASH MEMORY	"A 35 I	s Cycle Time 3.3 V Only	32 Mb NAND Flash
[75]	Inventor:	Ali Pourkeramati, Redwood City, Calif.	<i>cuits</i> , vo	EEPROM," Iwata et al., IEEE Journal of Solid-State Cir- cuits, vol. 30, No. 11, Nov. 1995, pp. 1157–1162.	
[73]	Assignee:	Azalea Microelectronics , Santa Clara, Calif.	"Advanc PLDS," IEEE N	"Advanced Salicided EECMOS Technology for Complex PLDS," Advanced Micro Devices, USA, The 14 th Annual IEEE Nonvolatile Semiconductor Memory Workshop,	
[21]	Appl. No.	: 09/318,200	Montere	y, CA Aug. 13–16, 1995.	
[22]	Filed:	May 25, 1999	"Process Virtual (Technology and Device Built Ground (NYG™) Flash Memo	t in Reliability in NOR ories." National Semi-
Related U.S. Application Data			conducto	or, U.S.A., The 14 th Annual IE or Memory Workshop, Monte	EE Nonvolatile Semi- erey, CA Aug. 13–16,
[62]	Division of	application No. 08/926,576, Sep. 4, 1997, Pa	. <mark>t.</mark> 1995.		
[60]	Provisional	application No. 60/025,698, Sep. 9, 1996.	"High D	ensity 'AND' Cell Technolo	ogy for 32Mbit Flash
[51] [52]	Int. Cl. ⁷ U.S. Cl		4 Memory Annual 3; shop, M	Memory," Hitachi, Japan/Mitsubishi, Japan, The 14 Annual IEEE Nonvolatile Semiconductor Memory Work shop, Monterey, CA Aug. 13–16, 1995.	
[58]	Field of S	earch	8, "Effectiv 3 Oxide f U.S.A.,	re In–Process Plasma Damag or Nonvolatile Memory App The 14 th Annual IEEE Nonv	e Screening of Tunnel plications," Motorola, olatile Semiconductor

('045 patent, cover page - Exhibit 1001.)

Toshiba's '029 Patent - Nakai



(Nakai patent, cover page - Exhibit 1005.)

Adopted Claim Constructions

Claim Term	Petitioner's Proposed Constructions (Petition at 9-12.)
logic low voltage	a low voltage, such as ground or Vss
logic high voltage	a positive voltage higher than [the] logic low voltage, such as Vcc
boosted positive voltage	a positive voltage higher than [the] logic high voltage
selected bit line	the bit line connected to the column of memory cells containing the memory cell to be operated on
unselected bit lines	the bit lines connected to the columns of memory cells not containing the memory cell to be operated on
selected word line	the word line connected to the row of memory cells containing the memory cell to be operated on
unselected word lines	the word lines connected to the rows of memory cells not containing the memory cell to be operated on

The Board adopted Petitioner's proposed constructions (but without the word "the" underlined above.).

(Decision, at 7-9.)

Challenged claims cover (1) the array configuration and (2) applied program voltages



(Fig. 4, '045 patent - Exhibit 1001.)

A method of operating a flash memory device wherein programming memory cells is accomplished by the steps of:
applying a logic high voltage to a bit line select control line to turn on bit line select transistors,

applying a logic low voltage to a source select control line to turn off source select transistors;

applying a logic low voltage to a selected bit line while a logic high voltage is applied to unselected bit lines, and applying a logic high voltage to unselected word lines, while a boosted positive voltage is applied to a selected word line.

(Claim 4, '045 patent - Exhibit 1001.)

TOSHIBA

(Reply at 1.)

	, , , , , , , , , , , , , , , , , , ,
a	plurality of columns of serially connected flash memory cells, each memory cell having a gate terminal;
a	plurality of bit lines respectively coupled to drain side of said plurality of columns of memory cells via a respective plurality of bit line select transistors, said plurality of bit line select transistors having gate ter- minals coupled to a bit line select control line;
a	plurality of word lines, each one coupling to a gate terminal of one memory cell in each of said plurality of columns to from rows of memory cells with common gate terminals; and
a	plurality of source select transistors respectively cou- pling a source side of said plurality of columns of memory cells to a logic low voltage, and having gate terminals coupled to a source select control line,
w	herein, during programming:
a	logic high voltage is applied to said bit line select control line to turn on bit line select transistors,
a	logic low voltage is applied to source select control line to turn off source select transistors;
a	logic low voltage is applied to a selected bit line while a logic high voltage is applied to unselected bit lines, and
a	logic high voltage is applied to unselected word lines, while a boosted positive voltage is applied to a selected word line.

1. An array of flash memory cells comprising:

(Claim 1, '045 patent - Exhibit 1001.)

Undisputed: Nakai anticipates the claimed memory array configuration

Nakai anticipates the memory array configuration limitations under the Adopted Constructions. (Petition at 13-14, 17-21 and 28-29.)



IV does not challenge the Adopted Constructions for the memory array configuration limitations, or argue they are not anticipated by Nakai. (Reply at 1.)

Not Meaningfully Disputed: Nakai anticipates the claimed applied program voltages under the Adopted Constructions

Nakai anticipates the applied program voltage limitations under the Adopted Constructions. (Petition at 15-16, 22-27 and 29.)

IV's <u>sole</u> argument of validity under the Adopted Constructions is a single footnote:

⁷ Indeed, even if the Board does not alter its ambiguous preliminary claim

construction, Nakai still does not anticipate. As shown, when the Board's construc-

tion is actually applied to Nakai and to the '045 patent, the upper boundary for

"logic high voltage" becomes Vcc (instead of the indefinite "such as Vcc").

(Response at 22.)

Yet, there is no upper boundary of Vcc in the adopted construction of "logic high voltage":

Claim Term	Adopted Construction	
logic high voltage	a positive voltage higher than logic low voltage, such as Vcc	

(Decision at 7-8.)

NO meaningful dispute that Nakai anticipates the challenged claims under the Adopted Constructions.

(Reply at 2-3.)

Sole Contested Issue: Claim construction of "logic high voltage"

IV and its experts challenge only one of the Adopted Constructions:

Claim Term	"logic high voltage"
Adopted Construction	a positive voltage higher than logic low voltage, such as Vcc. (Decision at 8.)
IV and its experts	a positive voltage higher than logic low voltage and less than or equal to the nominal value for Vcc. (<i>Response at 7-15.</i>)

<u>Sole issue in dispute:</u> should the claims be effectively rewritten to add a numerical upper limit of Vcc to "logic high voltage" under the pretext of claim construction. (Reply at 1.)

This numerical upper limit is the only limitation argued by IV as distinguishing the claims over the Nakai prior art reference. (Response at 15-22.)

IV Never Applies The Requisite "Broadest Reasonable Construction" Standard

"A claim in an unexpired patent shall be given its broadest reasonable construction in light of the specification of the patent in which it appears." 37 CFR 42.100(b).

	Applied Claim Construction Standard	Citation
Petitioner and its expert	Broadest Reasonable Construction	Petition at 8-13; Ex. 1006 at ¶16-20.
Board	Broadest Reasonable Construction	Decision at 7-9.
IV and its experts	Clear Demarcation Principled and Precise Dividing Line Practical Dividing Line Reasonable and Principled Boundary More Precise Construction	Response at 11, 17, 19-20. Response at 13, 17. Ex. 2001 at ¶31. Ex. 2001 at ¶39. Ex. 2002 at ¶28.

(Reply at 6-8.)

IV and its experts do not challenge the Adopted Constructions, nor offer any constructions, under the requisite "broadest reasonable construction."

- IV and its experts apply narrower claim construction standards.
- IV and its experts never allege, let alone establish, any of their standards are the broadest reasonable construction standard.
- There is no dispute in the record that the Adopted Constructions are appropriate under the "broadest reasonable construction" standard.

(Reply at 6-8.)

Broadest Reasonable Construction of "logic high voltage"

The Petitioner, its expert, and the Board have set forth why the adopted construction for "logic high voltage" is the appropriate broadest reasonable construction:

- The term "logic high voltage" appears only in the claims and not in the specification.
- The construction is consistent with the exemplary voltages provided in the specification.
- One skilled in the art reviewing the '045 patent would understand that "logic high voltage" is a voltage higher than logic low voltage, such as Vcc.
- The '045 patent does not disclose ANY numerical limit on "logic high voltage."

(Petition at 10; Ex. 1006 at ¶17; Decision at 8; Reply at 9.)

Adopted Construction of "logic high voltage" Appropriate Even Under IV's Claim Construction Standards

None of IV's arguments challenging the Adopted Construction of "logic high voltage" have any merit. (Reply at 8-14.)



Adopted Constructions Dictate Where Voltages Begin And End

IV argues the Adopted Constructions only define the voltages relative to each other, which makes it "impossible to determine where one begins and the other ends." (Response at 10.)

Claim Term	Adopted Voltage Constructions
logic low voltage	a low voltage, such as ground or Vss
logic high voltage	a positive voltage higher than logic low voltage , such as Vcc
boosted positive voltage	a positive voltage <i>higher than logic high voltage</i>
(Decision at 7-8.)	

Under the Adopted Constructions, logic low ends before logic high begins, and logic high ends before boosted positive begins. (Reply at 9.)

IV argues there is no clear demarcation between "logic high voltage" and "boosted positive voltage" if two or more voltages are applied to BSL, BL1 and WL0 during programming. (*Response at 11-12.*)

IV's argument misses the mark.

- If multiple different logic high voltages are applied, the challenged claims as properly construed merely require the boosted positive voltage to be greater than the logic high voltages (plural).
- IV admitted to the clear demarcation:

voltages." Toshiba accomplishes this by defining the terms only relative to each other ("logic low" < "logic high" < "boosted positive"). But as a result, it is (Response at 10.)

• IV's arbitrary numerical upper limit on "logic high voltage" does not solve its alleged problem, e.g. if all voltages are below Vcc.

(Reply at 9-10.)

IV's Proposed Numerical Upper Limit On "Logic High Voltage" Is Arbitrary

IV argues a numerical upper limit on "logic high voltage" is necessary for a clear demarcation between "logic high voltage" and "boosted positive voltage." (*Response at 11-12.*)

But, IV does not propose a similar numerical upper limit on "logic low voltage" for a clear demarcation between "logic low voltage" and "logic high voltage."

This glaring inconsistency shows IV's proposed construction under the pretext of "clear demarcation" is arbitrary and erroneous.

(Reply at 10.)



One Skilled In The Art Would Not Understand That "Logic High Voltage" Is Necessarily Equal To Or Less Than Vcc

IV argues that one of ordinary skill in the art would understand that a "logic high voltage" would be less than or equal to Vcc (the nominal value of the memory array's power supply). (Response at 12.)

To the contrary:

- The claims recite no numerical voltage limits.
 - Inventor could have included numerical voltage limits, and chose not to.
- No numerical voltage limits are disclosed in the specification, let alone Vcc.
- IV's construction directly contradicts the specification, as the '045 patent clearly contemplates "logic high voltage" exceeding Vcc:
 - Voltage of "about Vcc" is applied to BSL during erase, for which claims 2 and 5 recite applying "logic high voltage." ('045 patent, at 6:53-55.)
 - Selected bit line during erase "can be as low as Vcc," for which claims 2 and 5 recite applying "logic high voltage." ('045 patent, at 6:60-65.)

(Reply at 11-12.)

IV's Reliance On Memory's Power Supply Is Fatal To Its Construction

IV argues the Vcc numerical limitation is appropriate because of the memory array's nominal power supply. (Response at 13.)

IV's argument undermines its own proposed construction:

- Memory array's power supply is not recited in challenged claims.
- Memory array's power supply is not disclosed or described in specification.
- No claim limitations on source or sources of the claimed voltages.
- Mr. Berg admitted Vcc power supply is external to flash memory chip. (Ex. 2002 at ¶¶ 22-23, 28, 49, 52-53.)
- Scope of claim 1 would depend upon an unclaimed voltage, from an unclaimed power supply, that is separate from the claimed memory array device.

(Reply at 12-13.)

IV's construction would render claim 1 indefinite.

Scope of claim 1 would depend on an unclaimed variable object: the external power supply that provides Vcc.

- There is no industry standard for Vcc.
- There is no industry standard for power supplies used to provide Vcc.
- One skilled in the art could not determine what is covered by claim 1.
 - Reference to externally supplied Vcc voltage (i.e. for which the memory chip is designed for) is akin to referring to the height of rider that the bicycle was designed for, which was held invalid. (Ex parte Brummer, 12 USPTQ2d 1653 (Bd. Pat. App. & Int. 1989.)

(Reply at 13.)

IV's Alleged Advantages Do Not Necessarily Result From Its Proposed Claim Construction

IV argues the claimed invention (under IV's proposed construction of "logic high voltage"), provides certain advantages. (Response at 23.)

Yet, IV's alleged advantages do not necessarily result from its construction of "logic high voltage," and they can be achieved under the Adopted Constructions.

- IV's Argument: Source and drain regions of the transistor "can have" the same diffusion construction.
 - Claims are not directed to memory cell components.
 - IV's construction does not require the same diffusion construction.
 - Adopted Constructions do not preclude the same diffusion construction.
- IV's Argument: Avoids on-chip charge pumps and other circuits.
 - Claims do not recite any such voltage sources or circuits.
 - IV's construction does not require the use of fewer charge pumps.
 - Adopted Constructions do not preclude the use of fewer charge pumps.

(Reply at 13-14.)

Experts

IV argues Petitioner's expert, Mr. Murphy, is not qualified to opine on "NAND flash memory." (Response at 8-9.)

• IV and its experts admitted the level of skill in the art for the '045 patent includes experience with "*flash memory*," not "*NAND flash memory*." (Reply at 3-4; Ex. 2001 at ¶17; Ex. 2002 at ¶19; Response at 8.)

IV argues that Mr. Murphy admitted lacking the requisite experience with "*flash memory*." (*Response at 9-10.*)

• IV's argument was disingenuous. IV failed to inform the Board of subsequent testimony that clarified the quoted answer was limited to *stand-alone* flash memory devices. Mr. Murphy testified that his experience more than met IV's definition of ordinary skill in the art of *flash memory*. (Reply at 4; Ex. 2003 at 113:2-13; 114:11-117:6; 118:9-119:3; 20:18-22:17.)

Petitioner's expert applied the proper claim construction standard. IV's experts did not. (*Reply at 6-8.*)

IV's expert (Mr. Berg) proposed two conflicting constructions for "logic high voltage." (Reply at 8; Ex. 2002 at ¶28 and ¶42.)



IV's Proposed Construction For "Logic High Voltage" Is An Improper Attempt To Amend The Claims

Inventor could have, but chose not to, limit the patent claims to devices using Vcc or lower for logic high voltages.

IV's proposed construction is an improper attempt to rewrite the claims without filing a motion to amend to save its patent over the Nakai reference.

Allowing IV to amend the claims under the pretext of claim construction would:

- wrongly deprive Petitioner of intervening rights.
- wrongly deprive Petitioner the opportunity to challenge the amended claims under new grounds of invalidity (i.e. obviousness over Nakai, additional prior art references, etc.) which is accorded with a motion to amend.

(Reply at 14-15.)

CERTIFICATE OF SERVICE

The undersigned certifies that a true copy of the foregoing **PETITIONER**

TOSHIBA CORPORATION'S DEMONSTRATIVE EXHIBITS was served

electronically via e-mail on November 5, 2014, in its entirety on the following:

Robert Greene Sterne, Esq. Email: rsterne-PTAB@skgf.com

Jon E. Wright, Esq. Email: jwright-PTAB@skgf.com

Donald J. Coulman, Esq. Email: dcoulman@intven.com

Andrew G. Heinz, Esq. Email: aheinz@desmaraisllp.com

Raymond J. Werner, Esq. Email: rwerner-PTAB@skgf.com

Christian A. Camarce, Esq. Email: ccamarce-PTAB@skgf.com

Dated: November 5, 2014

/Alan A. Limbach/

Alan A. Limbach Registration No. 39,749 DLA PIPER LLP (US) 2000 University Avenue East Palo Alto, CA 94303-2215 Telephone:650.833.2433 Facsimile: 650.687.1182