FILE HISTORY US 6,563,133

PATENT:

6,563,133

INVENTORS: Tong, Qin Yi

TITLE:

Method of epitaxial-like wafer bonding at

low temperature and bonded structure

NO:

APPLICATION US2000635272A

FILED:

09 AUG 2000

ISSUED:

13 MAY 2003

COMPILED:

03 OCT 2012







U.S. UTILITY Patent Application PATENT DATE O.I.P.E.

SCANNED _

MAY 1 3 2003

Ct

RIOR "S C SUBCLASS

ART UNIT -2825

EXAMINER AE

Din-Yi Tong

Method of epitaxial-like water bonding at low temperature and bonded structure

PTO-2040 12/99

		ISSUING	CLASSI	FICATION	ON			
ORIGIN	ORIGINAL CROSS REFERENCE(S)							
CLASS	SUBCLASS	CLASS SUBCLASS (ONE SUBCLASS PER BLOCK)						
257	52	257	347	618				
INTERNATIONA	L CLASSIFICATION	438	455	974	482	485		
4014	29/04							
HO16 2	HO16 21/30							
			Continued on Issue Slip Inside File Jacket					

				Continued on Issue Slip	Inside File Jacket		
							
TERMINAL		DRAWINGS			CLAIMS ALLOWED		
L DISCLAIMER	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.		
	//	28	2D	60	1		
The term of this patent	T ()			NOTICE OF ALL	OWANCE MAILED		
subsequent to (date) has been disclaimed.	José R. (Assistant E		12/2/c2 (Date)	12 - 3	3-07		
The term of this patent shall not extend beyond the expiration date				/ ~ /	,		
of U.S Patent. No.				ISSI	UE FEE		
/	105		1. 1-	Amount Due	Date Paid		
	(Primary E	xaminer)	<u>レ レ</u> へ	\$640,00	219723		
The terminalmonths of				ISSUE BAT	ГСН NUMBER		
this patent have been disclaimed.	(Legal Instrume	nts Examiner)	(Date)				
WARNING:							
The information disclosed herein may be res Possession outside the U.S. Patent & Traden	tricted. Unauthorized on mark Office is restricted	disclosure may be to authorized empl	prohibited by the loyees and contrac	United States Code Title 35 store only.	5, Sections 122, 181 and 368.		
Form PTO-436A (Rev. 6/99)			FILED WITH:		FICHE CD-ROM		

(FACE)

TSMC1002 IPR of U.S. Pat. No. 6,563,133

6,563,133

METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

Transaction History

Date	Transaction Description			
08-09-2000	Initial Exam Team nn			
09-01-2000	IFW Scan & PACR Auto Security Review			
09-23-2000	Application Dispatched from OIPE			
09-23-2000	Correspondence Address Change			
10-05-2000	Case Docketed to Examiner in GAU			
12-12-2000	Mail Restriction Requirement			
12-12-2000	Restriction/Election Requirement			
01-12-2001	Response to Election / Restriction Filed			
01-16-2001	Information Disclosure Statement (IDS) Filed			
01-16-2001	Information Disclosure Statement (IDS) Filed			
01-19-2001	Information Disclosure Statement (IDS) Filed			
01-19-2001	Information Disclosure Statement (IDS) Filed			
01-23-2001	Date Forwarded to Examiner			
01-26-2001	Information Disclosure Statement (IDS) Filed			
01-26-2001	Information Disclosure Statement (IDS) Filed			
02-13-2001	Case Docketed to Examiner in GAU			
03-21-2001	Mail Non-Final Rejection			
03-21-2001	Non-Final Rejection			
06-21-2001	Response after Non-Final Action			
06-27-2001	Date Forwarded to Examiner			
09-14-2001	Final Rejection			
09-17-2001	Mail Final Rejection (PTOL - 326)			
12-07-2001	Amendment after Final Rejection			
12-14-2001	Date Forwarded to Examiner			
12-21-2001	Mail Advisory Action (PTOL - 303)			
12-21-2001	Advisory Action (PTOL-303)			
12-26-2001	Information Disclosure Statement (IDS) Filed			
12-26-2001	Information Disclosure Statement (IDS) Filed			
01-17-2002	Request for Continued Examination (RCE)			
01-17-2002	Request for Extension of Time - Granted			
01-17-2002	Workflow - Request for RCE - Begin			
02-06-2002	Date Forwarded to Examiner			
02-06-2002	Disposal for a RCE / CPA / R129			
04-08-2002	Non-Final Rejection			
04-10-2002	Mail Non-Final Rejection			
09-10-2002	Response after Non-Final Action			

09-10-2002	Request for Extension of Time - Granted				
09-17-2002	Date Forwarded to Examiner				
12-02-2002	Formal Drawings Required				
12-02-2002	Notice of Allowance Data Verification Completed				
12-02-2002	Case Docketed to Examiner in GAU				
12-03-2002	Mail Notice of Allowance				
12-03-2002	Mail Formal Drawings Required				
01-13-2003	Dispatch to Publications				
01-14-2003	Workflow - File Sent to Contractor				
01-14-2003	Receipt into Pubs				
02-19-2003	Issue Fee Payment Verified				
02-19-2003	Workflow - Drawings Finished				
02-19-2003	Workflow - Drawings Matched with File at Contractor				
02-19-2003	Workflow - Drawings Received at Contractor				
02-19-2003	Workflow - Drawings Sent to Contractor				
02-19-2003	Issue Fee Payment Received				
04-03-2003	Receipt into Pubs				
04-04-2003	Application Is Considered Ready for Issue				
04-08-2003	Receipt into Pubs				
04-24-2003	Issue Notification Mailed				
05-13-2003	Recordation of Patent Grant Mailed				
05-13-2003	Patent Issue Date Used in PTA Calculation				
12-17-2010	Statement Filed Indicating a Loss of Entitlement to Small Entity Status				

PATENT APPLICATION 09635272



INITIALS 1850 8/23/00

CONTENTS

	Date Received (Incl. C. of M.)	Date Received (Incl. C. of M.)
	or Date Mailed	or Date Mailed
Application paper		v
Replaction (201) 11/10/20	
1330 Olection	44.	
1.05		
505	1-26-4 46	
6. Rajector (3 12105)	3 2) 01 ma 47.	
01-01-105	1 160 48.	
8 Amd + A	6-21-0 49.	
My 9. Tinal	9/17/DICA 50.	
10. Interview Summary		
		
114.01	1000	
Hall Too	[2-26-0] 54.	
14. EX (1)		
15. RCE	1-17-0 2 56.	
16. /2. whin	4/10/02 57.	
(12 (-0+(2mor)	9/10/52 58	
milder Amply C	9 (0 0 59.	
12 10 allowance	12/03/cp N 60.	
d 302.3	2/19/03.	
1. (1.10) 21.	62	
22.		
23.		·
24.	 .	
25		
26.		
27.		
28.		
29.		
30	71	
3i	72	
32	73	
33	74	
34	75	
35	76	
36		
37		
38		
39	•	
40.		
41		
		· · · · · · · · · · · · · · · · · · ·

POSITION	INITIALS	ID NO.	DATE
			CS/11/100)
FEE DETERMINATION			
O.I.P.E. CLASSIFIER	RSD !		5/23/11
FORMALITY REVIEW	David	68608	9/23/200
RESPONSE FORMALITY REVIEW			
	/		

INDEX OF CLAIMS

V	Rejected	N	Non-elected
	Allowed	1	Interference
_	(Through numeral) Canceled	Α	Appeal
•	Restricted	n	Objected

	<u> </u>	Restricted	0	Objected	
Claim	Date	Claim	Date	Claim	Date .
Final Original	10/01/20	Final Original	4162.		1 11866, C 11/2/63
Q S N		7 51 5 V 8 52 J 9 53 J	V =	102 ار	VVI
4 + + + + + + + + + + + + + + + + + + +		9 53 15 54 11, 55	V \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	11 104	
a 1		17 56 18 57 7		13 106 /4 107	V
9 0		19 58 5 V V 22 59 V 23 60 I		109	
12		23 60 24 61 25 62		110 111 112	
13		26 63 27 64		113	
15		28 65 29 66	2	115	
18		30 67 31 68		117	
19 V		32 69 V 33 70 V	V =	119	
22		34 71 35 72 34 73		121 122 123	
28 24 25 26		37 74 28 75 37 76		124	
27		752	7 =	126 127	
28 29		40 78 41 79 42 80	V =	128 129 130	
30 31 32		43 (81) V	-	131	
33 34		74 82 45 83 46 84		133	
36 36 1		47 85 48 86		135 136	
37 38 39		49 87 88	/=	137	
40		50 89 57 90 52 91		140	
42 43 1	<u> </u>	53 (92) U		142	
- 1 44 4		55 94 56 95		144	
3 46 47 47 H		57 96 58 97	V =	146	
5 48 6 49 V	V V z	59 99 V		148 149 150	
50.7		[GU 100] V		IOU	

If more than 150 claims or 10 actions staple additional sheet here

(LEFT INSIDE)

SEARCHED

Class	Sub.	Date	Exmr.
436	455	3/13/07	D
Up late	7	9/100	D
438	456-459	9/10/01	P
- lyedet	ted	4/8/0-	20
438	455-459	12/2/or	P
438 257 257 257	974 514 482 485 52 646 347 49 629 618	12/02/02 12/2/02	0 8

INTER	FEREN	CE SEAR	CHED
Class	Sub.	Date	Exmr.
438 438 438 257 257 257	455 974 482 485 52 347 618	12/2/or 12/2/or 12/2/or	0) 0 3

SEARCH NOTES (INCLUDING SEARCH STRATEGY)

	Date	Exmr.
Confered w/ Sara Crane Text Seach 1. Eint 1. Eint 1. 438/455 and amorph#6 b) "bond#4 adjsubstrate and "amorph#4"	3 13 01 3 13 01 3 14 01	A D
Text Sech 1. East Text Sech East	9/10/01	8
East (amorphous on amorphized) and the classes/ subclases disclosed in the searched " box: 438/455-459,974,514 482,485 257/52,646,347 49,629,618		

(RIGHT OUTSIDE)



(12) United States Patent

Tong

(10) Patent No.:

US 6,563,133 B1

(45) Date of Patent:

May 13, 2003

METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND **BONDED STRUCTURE**

(75) Inventor: Qin-Yi Tong, Durham, NC (US)

Assignee: Ziptronix, Inc., Research Triangle Park,

NC (US)

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/635,272

(22) Filed: Aug. 9, 2000

(51) Int. Cl.⁷ H01L 29/04; H01L 21/30

(52)438/455; 438/974; 438/482; 438/485

438/974, 514, 482, 485; 257/52, 646, 347,

49, 629, 618

(56)References Cited

U.S. PATENT DOCUMENTS

4,963,505	Α	*	10/1990	Fujii et al	438/405
5,354,695	Α			Leedy	
5,783,477	Α	*	7/1998	Kish, Jr. et al	438/455
5,877,070	Α		3/1999	Goesele et al	438/458
5,915,167	Α		6/1999	Leedy	438/108
6,120,917	Α	*	9/2000	Eda	428/692
6,143,628	Α	*	11/2000	Sato et al	438/455
6,153,445	Α	*	11/2000	Yamazaki et al	438/158
6,198,159	B1	*	3/2001	Hosoma et al	257/643
6,246,068	B1		6/2001	Sato et al.	
6,255,731	B 1		7/2001	Ohmi et al.	

OTHER PUBLICATIONS

G.L.Sun, et al., Journal de Physique, vol. 49, No. 9, pp. C4-79-C4-82, "Cool Plasma Activated Surface in Silicon Wafer Direct Bonding Technology", Sep. 1988. Q. Y. Tong, et al., Appl. Phys. Lett., vol. 64, No. 5, pp.

625-627, "Hydrophobic Silicon Wafer Bonding", Jan. 31,

1994.

U. Goesele, et al., Appl. Phys. Lett., vol. 67, No. 24, pp. 3614-3616, "Self-Propagating Room-Temperature Silicon Wafer Bonding in Ultrahigh Vacuum", Dec. 11, 1995.

H. Takagi, et al., Appl. Phys. Lett, vol. 68, No. 16, pp. 2222-2224, "Surface Activated Bonding of Silicon Wafers at Room Temperature", Apr. 15, 1996.

H. Takagi, et al., Jpn. J. Appl. Phys. vol. 38, Part 1, pp. 1589-1594, "Transmission Electron Microscope Observations of the Si/Si Interface Bonded at Room Temperature by Ar Beam Surface Activation", Mar. 1999.

K. D. Hobart, et al., Applied Physics Letters, vol. 72, No. 9, pp. 1095-1097, "Characterization of Si pn Junctions Fabricated by Direct Wafer Bonding in Ultra-High Vacuum", Mar. 2, 1998.


(List continued on next page.)

Primary Examiner—Eddie Lee Assistant Examiner—José R. Díaz (74) Attorney, Agent, or Firm-Oblon, Spivak, McClelland, Maier & Neustadt, P.C.

ABSTRACT

A process for bonding oxide-free silicon substrate pairs and other substrates at low temperature. This process involves modifying the surface of the silicon wafers to create defect regions, for example by plasma-treating the surface to be bonded with a or boron-containing plasmas such as a B2H6 plasma. The surface defect regions may also be created by ion implantation, preferably using boron. The surfaces may also be amorphized. The treated surfaces are placed together, thus forming an attached pair at room temperature in ambient air. The bonding energy reaches approximately 400 mJ/M² at room temperature, 900 mJ/M² at 150° C., and 1800 mJ/M² at 250° C. The bulk silicon fracture energy of 2500 mJ/m² was achieved after annealing at 350–400° C. The release of hydrogen from B-H complexes and the subsequent absorption of the hydrogen by the plasma induced modified layers on the bonding surfaces at low temperature is most likely responsible for the enhanced bonding energy.

60 Claims, 11 Drawing Sheets



OTHER PUBLICATIONS

- T. Akatsu, et al., Journal of Applied Physics, vol. 86, No. 12, pp. 7146–7150, "GaAs Wafer Bonding by Atomic Hydrogen Surface Cleaning", Dec. 15, 1999.
- H. Kim, et al., Appl. Phys. Lett., vol. 69, No. 25, pp. 3869–3871, Effects of B Doping on Hydrogen Desorption From Si(001) During Gas–Source Molecular–Beam Epitaxy from $\mathrm{Si}_2\mathrm{H}_6$ and $\mathrm{B}_2\mathrm{H}_6$, Dec. 16, 1996.
- G. Hess, et al., Appl. Phys. Lett., vol. 71, No. 15, pp. 2184–2186, "Evolution of Subsurface Hydrogen From Boron-Doped Si(100)", Oct. 13, 1997.
- F. J. Kub, et al., The 1999 Joint International Meeting, vol. 99–2, Abstract No. 1031, 2 pages, "A Double-Side IGBT by Low Temperature Wafer Bonding", Oct. 17–22, 1999.
- A. Ploessl, et al., Mat. Res. Soc. Symp. Proc., vol. 483, pp. 141–146, "Covalent Silicon Bonding at Room Temperature in Ultrahigh Vacuum", 1998.
- S. N. Farrens, et al., J. Electrochem. Soc., vol. 142, No. 11, pp. 3949–3955, "Chemical Free Room Temperature Wafer to Wafer Direct Bonding", Nov. 1995.
- H. Nakanishi, et al., Proc. the 11th Ann. Intl. Workshop on MicroElectroMechanical System, IEEE CH36176, pp. 609–614, "Studies on SiO2—SiO2 Bonding with Hydrofluoric Acid—Room Temperature and Low Stress Bonding Technique for MEMS", 1998.
- P. Amirfeiz, et al., The 1999 Joint International Meeting, vol. 99–2, Abstract 963, 2 pages, "Formation of Silicon Structures by Plasma Activated Wafer Bonding", Oct. 17–22, 1999.
- S. Bengtsson, et al., International Conference on Complaint & Alternative Substrate Technology, p. 10, "Low Temperature Wafer Bonding", Sep. 1999.
- S. Farrens, Electrochemical Society Proceedings, vol. 97–36, pp. 425–436, "Low Temperature Wafer Bonding", 1997.
- B.E. Roberds, et al., Electromechanical Society Proceedings, vol. 97–36, pp. 598–606, "Low Temperature, In Situ, Plasma Activated Wafer Bonding", 1997.
- B. E. Roberds, et al., Electromechanical Society Proceedings, vol. 97–36, pp. 592–597, "Wafer Bonding of GaAs, InP, and Si Annealed Without Hydrogen for Advanced Device Technologies", 1997.
- S. Fujino, et al., Jpn. J. Appl. Phys., vol. 34, Part 2, No. 10B, 1 page, "Silicon Wafer Direct Bonding Through the Amorphous Layer", Oct. 15, 1995 (Abstract Only).
- L. Rayleigh, Proceedings of the Royal Society of London, Series A—Mathematical and Physical Sciences, vol. 156, pp. 326–349, "A Study of Glass Surfaces in Optical Contact", Sep. 1, 1936.
- M.K. Weldon, et al., Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings vol. 97–36, pp. 229–248, "Mechanistic Studies of Silicon Wafer Bonding and Layer Exfoliation", (no date).
- S. Schulze, et al., Proceedings of the Second International Symposium on Microstructures and Microfabricated Systems, Proceedings vol. 95–27, pp. 309–318, "Investigation of Bonded Silicon—Silicon—Interfaces Using Scanning Acoustic Microscopy", (no date).
- Q.-Y. Tong, et al., 1999 IEEE International SOI Conference, pp. 104–105, "IOS—A New Type of Materials Combination for System-on-a-Chip Preparation," Oct. 1999.

- Yozo Kanda, et al., Sensors and Actuators, vol. A21–A23, pp. 939–943, "The Mechanism of Field-Assisted Silicon-Glass Bonding", 1990.
- Jiwei Jiao, et al., Sensors and Actuators, vol. A50, pp. 117–120, "Low-Temperature Silicon Direct Bonding and Interface Behaviours", 1995.
- A. Berthold, et al., Sensors and Actuators, vol. A68, pp. 410–413, "Wafer-to-Wafer Fusion Bonding of Oxidized Silicon to Silicon at Low Temperatures", 1998.
- Q.-Y. Tong, et al., Electrochemical and Solid-State Letters, vol. 1, No. 1, pp. 52-53, "Low Vacuum Wafer Bonding", 1998.
- Gudrun Kissinger, et al., Sensors and Actuators, vol. A36, pp. 149–156, "Void-Free Silicon-Wafer-Bond Strengthening in the 200–400° C Range", 1993.
- B.M. Arora, et al., J. Vac. Sci. Technol. vol. B5, No. 4, pp. 876–882, "Reactive Ion-Etching-Induced Damage in Silicon Using SF_6 Gas Mixtures", Jul./Aug. 1987.
- Leslie A. Field, et al., Sensors and Actuators, vol. A21–A23, pp. 935–938, "Fusing Silicon Wafers with Low Melting Temperature Glass", 1990.
- Stefan Bengtsson, et al., Journal of Electronic Materials, vol. 29, No. 7, "Room Temperature Wafer Bonding of Silicon Oxidized Silicon, and Crystalline Quartz", 2000.
- P. Amirfeiz, et al., Journal of the Electrochemical Society, vol. 147, No 7, pp. 2693–2698, "Formation of Silicon Structures by Plasma-Activated Wafer Bonding", 2000.
- Donato Pasquariello, et al., Journal of the Electrochemical Society, vol. 147, No. 7, pp. 2699–2703, "Oxidation and Induced Damage in Oxygen Plasma In Situ Wafer Bonding", 2000.
- Donato Pasquariello, et al., Journal of the Electrochemical Society, vol. 147, No. 6, pp. 2343–2346, "Mesa-Spacers: Enabling Nondestructive Measurement of Surface Energy in Room Temperature Wafer Bonding", 2000.
- M. Petzold, et al., Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings vol. 95–7, pp. 380–389, "Interface Strength Characterization of Bonded Wafers", (no date).
- J. Bagdahn, et al., Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings vol. 97–36, pp. 291–298, "Characterisation of Directly Bonded Silicon Wafers by Means of the Double Cantilever Crack Opening Method", (no date).
- A. Plöβl, et al., Materials Science & Engineering, vol. R25, Nos. 1-2, pp. 1-88, "Wafer Direct Bonding: Tailoring Adhesion Between Brittle Materials", Mar. 10, 1999.
- Tadahiro Ohmi, et al., Proceedings Fifth International IEEE VLSI Multilevel Interconnection Conference, pp. 261–267, "VLSI Interconnects for Ultra High Speed Signal Propagation", Jun. 13–14, 1988.
- William Liu, et al., IEEE Transactions on Electron Devices, vol. 40, No. 11, pp. 1917–1927, "Current Gain Collapse in Mircowave Multifinger Heterojunction Bipolar Transistors Operated at Very High Power Densities", Nov. 1993.
- Darrell Hill, et al., IEEE Microwave and Guided Wave Letters, vol. 5, No. 11, pp. 373-375, "Novel HBT with Reduced Thermal Impedance", Nov. 1995.

J.F. Jensen, et al., IEEE Journal of Solid-State Circuits, vol. 30, No. 10, pp. 1119-1127, "A 3.2 GHz Second Order Delta-Sigma Modulator Implemented in InP HBT Technology", Oct. 1995.

Burhan Bayraktaroglu, et al., IEEE Electron Device Letters, vol. 14, No. 10, pp. 493–495, "Very High-Power Density CW Operation of GaAs/AIGaAs Microwave Heterojunction BiPolar Transistors", Oct. 1993.

Alex Q. Huang, IEEE Transactions on Electron Devices, vol. 43, No. 6, pp. 1029–1032, "Analysis of the Inductive Turn-Off of Double Gate MOS Controlled Thyristors", Jun. 1996.

Peter J. Wright, et al., IEEE Transactions on Electron Devices, vol. 36, No. 5, pp. 879–889, "The Effect of Fluorine in Silicon Dioxide Gate Dielectrics", May 1989.

D. Gräf, et al., J. Vac. Sci. Technol., A7(3), pp. 808-813, "Reaction of Water with Hydrofluoric Acid Treated Silicon (111) and (100) Surfaces", May/Jun. 1989.

Q-Y. Tong, et al., MRS Bulletin, pp. 40-44, "Beyond "Smart-Cut®": Recent Advances in Layer Transfer for Material Integration", Dec. 1998.

Jan Haisma, Philips Journal of Research, vol. 49, No. 1/2, pp. 165–170, "Direct Bonding in Patent Literature", 1995. G.A.C.M. Spierings, et al., Philips Journal of Research, vol. 49, No. 1/2, pp. 47–63, "Surface–Related Phenomena in the Direct Bonding of Silicon and Fused–Silica Wafer Pairs", 1995.

Peter P. Gillis, et al., Journal of Applied Physics, vol. 35, No. 3 (Part I), pp. 647–658, "Double-Cantilever Cleavage Mode of Crack Propagation", Mar. 1964.

A. Kazor, et al., Appl. Phys. Lett., vol. 65, No. 12, pp. 1572–1574, "Fluorine Enhanced Oxidation of Silicon at Low Temperatures", Sep. 19, 1994.

R. Williams, et al., Journal of Applied Physics, vol. 46, No. 2, pp. 695-698, "Mobile Fluoride Ions in SiO₂", Feb. 1975. S.R. Kasi, et al., Appl. Phys. Lett., vol. 58, No. 25, pp. 2975-2977, "Chemistry of Fluorine in the Oxidation of Silicon", Jun. 24, 1991.

Rochdi Messoussi, et al., Jpn. J. Appl. Phys., vol. 35, Part 1, No. 4A, pp. 1989–1992, "Improvement of Rinsing Efficiency after Sulfuric Acid Hydrogen Peroxide Mixture (H_2SO_4/H_2O_2) by HF Addition", 1996.

Ritsuo Takizawa, et al., Jpn. J. Appl. Phys., vol. 27, No. 11, pp. L2210–L2212, "Ultraclean Technique for Silicon Wafer Surfaces with HNO₃-HF Systems", Nov. 1998.

R. Stengl, et al., Jpn. J. Appl. Phys., vol. 29, No. 12, pp. L2311-L2314, "Bubble-Free Silicon Wafer Bonding in a Non-Cleanroom Environment", Dec. 1988.

Takao Abe, et al., Jpn. J. Appl. Phys., vol. 29, No. 12, pp. L2311–L2314, "Silicon Wafer Bonding Mechanism for Silicon-on-Insulator Structures", Dec. 1990.

W.K. Chu, et al., Physical Review B, vol. 16, No. 9, pp. 3851–3859, "Distribution of Irradiation Damage in Silicon Bombarded with Hydrogen", Nov. 1, 1977.

Yasushiro Nishioka, et al., Appl. Phys. Lett., vol. 54, No. 12, pp. 1127–1129, "Dielectric Characteristics of Fluorinated Ultradry SiO₂", Mar. 20, 1999.

D. Kouvatsos, et al., Appl. Phys. Lett., vol. 61, No. 7, pp. 780–782, "Silicon–Fluorine Bonding and Fluorine Profiling in SiO₂ Films Grown by NF₃–Enhanced Oxidation", Aug. 17, 1992.

T. Höchbauer et al., Appl. Phys. Lett., vol. 75, No. 25, pp. 3938–3940, "Hydrogen Blister Depth in Boron and Hydrogen Coimplanted N-Type Silicon", Dec. 29, 1999.

Q.-Y. Tong, et al., Appl. Phys. Lett., vol. 70, No. 11, pp. 1390–1392, "Layer Splitting Process in Hydrogen-Implanted Si, Ge, SiC, and Diamond Substrates", Mar. 17, 1997.

Hideki Takagi, et al., Appl. Phys. Lett., vol. 74, No. 16, pp. 2387–2389, "Room-Temperature Bonding of Lithium Niobate and Silicon Wafers by Argon-Beam Surface Activation", Apr. 19, 1999.

M. Morita, et al., Appl. Phys. Lett., vol. 45, No. 12, pp. 1312–1314, "Fluorine–Enhanced Thermal Oxidation of Silicon in the Presence of NF₃", Dec. 15, 1984.

Karin Ljungberg, et al., Appl. Phys. Lett., vol. 62, No. 12, pp. 1362–1364, "Spontaneous Bonding of Hydrophobic Silicon Surfaces", Mar. 22, 1993.

Bernard S. Meyerson, et al., Appl. Phys. Lett., vol. 57, No. 10, pp. 1034–1036, "Bistable Conditions for Low-Temperature Silicon Epitaxy", Sep. 3, 1990.

Q.-Y. Tong, et al., Appl. Phys. Lett., vol. 72, No. 1, pp. 49-51, "A "Smarter-Cut" Approach to Low Temperature Silicon Layer Transfer", Jan. 5, 1998.

A. von Keudell, et al., Appl. Phys. Lett., vol. 71, No. 26, pp. 3832–3834, "Evidence for Atomic H Insertion into Strained Si—Si Bonds in the Amorphous Hydrogenated Silicon Subsurface from In Situ Infrared Spectroscopy", Dec. 29, 1997. John S. Judge, J. Electrochem. Soc.: Solid State Science, vol. 118, No. 11, pp. 1772–1775, "A Study of the Dissolution of SiO₂ in Acidic Fluoride Solutions", Nov. 1971.

Q.-Y. Tong, et al., J. Electrochem. Soc., vol. 143, No. 5, pp. 1773–1779, "A Model of Low-Temperature Wafer Bonding and Its Applications", May 1996.

S. Mack, et al., J. Electrochem. Soc., vol. 144, No. 3, pp. 1106–1111, "Analysis of Bonding-Related Gas Enclosure in Micromachined Cavities by Silicon Wafer Bonding", Mar. 1997.

B. Aspar, et al., Microelectronic Engineering, vol. 36, pp. 233–240, "Basic Mechanism Involved in the Smart-Cut® Process", 1997.

Y. Albert Li, et al., Jpn. J. Appl. Phys., vol. 39, Part 1, No. 1, pp. 275-276, "Surface Roughness of Hydrogen Ion Cut Low Temperature Bonded Thin Film Layers", Jan. 2000.

Karin Ljungsberg, et al., Electrochemical Society Proceedings, vol. 95–7, pp. 163–173, "Modification of Silicon Surfaces with H₂SO₄: HF and HNO₃:HF for Wafer Bonding Applications", (no date).

Terry A. Michalske, et al., J. Am. Ceram. Soc., vol. 68, No. 11, pp. 586–590, "Closure and Repropagation of Healed Cracks in Silicate Glass", 1985.

P.J.H. Denteneer, et al., Physical Review B., vol. 39, No. 15, pp. 10809–10824, "Microscopic Structure of the Hydrogen-Boron Complex in Crystalline Silicon", May 15, 1989.

P. Gupta, et al., Physical Review B, vol. 37, No. 14, pp. 8234–8243, "Hydrogen Desorption Kinetics From Monohydride and Anhydride Species on Silicon Surfaces", May 15, 1988.

K. Bergman, et al., Physical Reviews B, vol. 37, No. 5, pp. 2770–2773, "Donor-Hydrogen Complexes in Passivated Silicon", Feb. 15, 1988.

A.H. Mahan, et al., Physical Review B., vol. 40, No. 17, pp. 12024–12027, "Characterization of Microvoids in Device—Quality Hydrogenated Amorphous Silicon by Small-Angle X-Ray Scatterin and Infrared Measurements", Dec. 15, 1989.

- M. Niwano, et al., J. Appl. Phys., vol. 71, No. 11, pp. 5646–5649, "Morphology of Hydrofluoric Acid and Ammonium Fluoride-Treated Silicon Surfaces Studies by Surface Infrared Spectroscopy", Jun. 1, 1992.
- Jeffrey T. Borenstein, et al., J. Appl. Phys., vol. 73, No. 6, pp. 2751–2754, "Kinetic Model for Hydrogen Reactions in Boron-Doped Silicon", Mar. 15, 1993.
- L. Lusson, et al., J. Appl. Phys., vol. 81, No. 7, pp. 3073–3080, "Hydrogen Configurations and Stability in Amorphous Sputtered Silicon", Apr. 1, 1997.
- S. J. Pearton, et al., Appl. Phys. A, vol. 43, pp. 153-195, "Hydrogen in Crystalline Semiconductors", 1987.
- S.A. McQuaid, et al., J. Appl. Phys., vol. 81, No. 11, pp. 7612–7618, "Passivation, Structural Modification, and Etching of Amorphous Silicon in Hydrogen Plasmas", Jun. 1, 1997.
- U. Bhattacharya, et al., IEEE Electron Device Letters, vol. 16, No. 8, pp. 357–359, "Transferred Substrate Schottky–Collector Heterojunction Bipolar Transistors: First Results and Scaling Laws for High fmax", Aug. 1995.
- B. Agarwal, et al., IEEE Electron Device Letters, vol. 18, No. 5, pp. 228–231, "A 277–GHz fmax Transferred–Substrate Heterojunction Bipolar Transistor", May 1997.
- Q. Lee, et al., IEEE Electron Device Letters, vol. 19, No. 3, pp. 77-79, "A > 400 GHz fmax Transerred-Substrate Heterojunction Bipolar Transistor Technology", Mar. 1998.
- Q. Lee, et al., IEEE Electron Device Letters, vol. 20, No. 8, pp. 396–398, "Submicron Transferred-Substrate Heterojunction Bipolar Transistors", Aug. 1999.
- Kiyoshi Mitani, et al., Jpn. J. Appl. Phys., vol. 31, Part 1, No. 4, pp. 969–974, "A New Evaluation Method of Silicon Wafer Bonding Interfaces and Bonding Strength by KOH Etching", Apr. 1992.
- Kiyoshi Mitani, et al., Jpn. J. Appl. Phys., vol. 39, No. 4, pp. 615–622, "Causes and Prevention of Temperature-Dependent Bubbles in Silicon Wafer Bonding", Apr. 1991.
- R. Stengl, et al., Jpn. J. Appl. Phys., vol. 28, No. 10, pp. 1735–1741, "A Model for the Silicon Wafer Bonding Process", Oct. 1989.
- Hyeokjae Lee, et al., IEDM Technical Digest, vol. 95–683, pp. 28.2.1–28.2.4, "A New Leakage Component Caused by the Interaction of Residual Stress and the Relative Position of Poly–Si Gate at Isolation Edge", Dec. 10–13, 1995.
- G.A.C.M. Spierings, et al., Proceedings of the First International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings vol. 92–7, pp. 18–32, "Diversity and Interfacial Phenomena in Direct Bonding", (no date).
- Shoji Yamahata, et al., IEEE Gallium Arsenide Integrated Circuit Symposium, Technical Digest 1995, pp. 163–166, "Over 220–GHz– f_T –and– f_{max} InP/InGaAs Double–Heterojunction Bipolar Transistors with a New Hexagonal Shaped Emitter", Oct. 29–Nov. 1, 1995.
- W.E. Stanchina, et al., IEEE Gallium Arsenide Integrated Circuit Symposium, Technical Digest 1995, pp. 31–34, "An InP-Based HBT FAB for High-Speed Digital, Analog, Mixed-Signal, and Optoelectric Ics", Oct. 29-Nov. 1, 1995.
- S. Nakamura, et al., IEDM Technical Digest, vol. 95, pp. 889–892, "Giga-Bit DRAM Cells with Low Capacitance and Low Resistance Bit-Lines on Buries MOSFET's and Capacitors by Using Bonded SOI Technology-Reversed-Stacked-Capacitor (RSTC) Cell-", Dec. 10-13, 1995.

- J.B. Lasky, et al., IEDM Technical Digest, vol. 85, pp. 684–687, "Silicon-on-Insulator (SOI) by Bonding and Etch-Back", Dec. 1–4, 1985.
- C. den Besten, et al., IEEE Micro Electro Mechanical Systems, pp. 104–109, "Polymer Bonding of Micro-Machined Silicon Structures", Feb. 4–7, 1992.
- Farzad Pourahmadi, et al., IEEE Solid-State Sensor and Actuator Workshop: Technical Digest, pp. 144-147, "Variable-Flow Micro-Valve Structure Fabricated with Silicon Fusion Bonding", Jun. 4-7, 1990.
- Peter Bjeletich, et al., Proceedings of the Fourth International Symposium on Semiconductor Water Bonding: Science, Technology, and Applications, Proceedings vol. 97–36, pp. 349–357, "Electrical Characterization of Plasma Bonded SOI", (no date).
- R. Dekker, et al., IEDM Technical Digest, vol. 97, pp. 921–923, "An Ultra Low-Power RF Bipolar Technology on Glass", Dec. 7–10, 1997.
- Takeshi Sunada, et al., Jpn. J. Appl. Phys., vol. 29, No. 12, pp. L2408–L2410, "The Role of Fluorine Termination in the Chemical Stability of HF-Treated Si Surfaces", Dec. 1990.
- M. Yoshimaru, et al., J. Vac. Sci. Technol. A, vol. 15, No. 6, pp. 2915–2922, "Interaction Between Wafer and Fluorine-Doped Silicon Oxide Films Deposited by Plasma-Enhanced Chemical Vapor Deposition", Nov./Dec. 1997.
- T.M. Duncan, et al., J. Appl. Phys., vol. 60, No. 1, pp. 130–136, "Study of Fluorine in Silicate Glass with ¹⁹F Nuclear Magnetic Resonance Spectroscopy", Jul. 1, 1986. Eliezer M. Rabinovich, et al., J. Am. Ceram. Soc., vol. 72.
- Eliezer M. Rabinovich, et al., J. Am. Ceram. Soc., vol. 72, No. 7, pp. 1229–1232, "Retention of Fluorine in Silica Gels and Glass", 1989.
- Henry Nielsen, et al., J. Electrochem. Soc.: Solid-State Science and Technology, vol. 130, No. 3, pp. 708-711, "Some Illumination on the Mechanism of SiO₂ Etchning in HF Solutions", Mar. 1983.
- Q.-Y. Tong, et al., Electronics Letters, vol. 35, No. 4, pp. 341-342, "Low Temperature InP Layer Transfer", Feb. 18, 1999.
- Q.-Y. Tong, et al., Materials Chemistry and Physics, vol. 37, pp. 101-127, "Semiconductor Wafer Bonding: Recent Developments", 1994.
- W.P. Maszara, et al., J. Appl. Phys., vol. 64, No. 10, pp. 4943–4950, "Bonding of Silicon Wafers for Silicon-on-Insulator", Nov. 15, 1988.
- M. Bruel, Electronics Letters, vol. 31, No. 14, pp. 1201–1202, "Silicon on Insulator Material Technology", Jul. 6, 1995.
- No Author, Electronics Letters, vol. 14, No. 18, pp. 593-594, "C.M.O.S. Devices Fabricated on Buried ${\rm SiO_2}$ Layers Formed by Oxygen Implantation into Silicon", Aug. 31, 1978.
- N.Q. Khánh, et al., J. Electrochem. Soc. vol. 142, No. 7, pp. 2425–2429, "Nondestructive Detection of Microvoids at the Interface of Direct Bonded Silicon Wafers by Scanning Infrared Microscopy", Jul. 1995.
- Q.-Y. Tong, et al., Adv. Mater., vol. 11, No. 17, pp. 1409-1425, "Wafer Bonding and Layer Splitting for Microsystems", 1999.
- W.P. Maszara, J. Electrochem. Soc., vol. 138, No. 1, pp. 341–347, "Silicon-on-Insulator by Wafer Bonding: A Review", Jan. 1991.

US 6,563,133 B1

Page 5

M. Grundner, et al., Appl. Phys. A, vol. 39, pp. 73–82, "Investigations on Hydrophilic and Hydrophobic Silicon (100) Wafer Surfaces by X-Ray Photoelectron and High-Resolution Electron Energy Loss-Spectroscopy", 1986.

Resolution Electron Energy Loss-Spectroscopy", 1986. Wen Hsiung Ko, et al., IEEE Transactions on Electron Devices, vol. ED-26, No. 12, pp. 1896–1905, "Development of a Miniature Pressure Transducer for Biomedical Applications", Dec. 1979.

George P. Imthum, et al., J. Appl. Phys., vol. 72, No. 6, pp. 2526–2527, "Bonded Silicon-on-Sapphire Wafers and Devices", Sep. 15, 1992.

M. Shimbo, et al., J. Appl. Phys., vol. 60, No. 8, pp. 2987–2989, "Silicon-to-Silicon Direct Bonding Method", Oct. 15, 1986.

J.B. Lasky, Appl. Phys. Lett., vol. 48, No. 1, "Wafer Bonding for Silicon-on-Insulator Technologies", Jan. 6, 1986.

Ciarlo, Dino R., Proceedings of the Second International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings vol. 93–29, pp. 313–326, "High-and-Low-Temperature Bonding Techniques for Microstructures", May 1993.

Ross, R.C., et al., Journal of Non-Crystalline Solids, vol. 66, pp. 81-86, "Physical Microstructure in Device-Quality Hydrogenated Amorphous Silicon", 1984.

Ko, W.H., et al., Micromachining and Micropackaging of Transducers, pp. 41–61, "Bonding Techniques for Microsensors", 1985.

Auberton-Hervé, et al., Proceedings of the Eighth International Symposium on Silicon Materials Science and Technology, Silicon Materials Science and Technology, vol. 2, Electrochemical Society Proceedings, vol. 98–1, pp. 1341–1360, "Silicon on Insulator Wafers Using the Smart Cut® Technology", 1998.

Mitani, Kiyoshi, Wafer Bonding: Studies of Interface Bubbles and Electrical Characterization, Department of Electrical Engineering, Duke University, 1991.

Q.-Y. Tong, et al., Semiconductor Wafer Bonding Science and Technology, John Wiley & Sons, Inc., 1999.

^{*} cited by examiner-








FIG. 1









B H H H₂ H H₂ F B₂H₆ TREATED SURFACE

Si B Si Si Si Si Si

I I I I I I

Si Si B B Si Si Si

I I I I I I

FIG. 6




FIG. 7




FIG. 8A




FIG.8B




FIG.8C




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13






FIG. 15A




FIG. 15B





FIG. 15C



1

METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a method of epitaxial-like bonding of wafer pairs at low temperature, and more particularly to a method of bonding in which the wafer surfaces are modified to create surface and subsurface defect areas, and possibly amorphized, by ion implantation or plasma, preferably by boron-containing ions or a plasma such as B_2H_6 .

2. Discussion of the Background

For many optoelectronic and electronic device applications, homo-epitaxial single crystalline layers consisting of same material with same crystalline orientation but different doping types or levels are necessary. For some 20 device applications, active layers comprising single crystalline dissimilar materials are required. The active layers should be high crystallographic quality with interfaces that are thermally conductive and almost optical loss free. Conventional hetero-epitaxial growth techniques applied to these lattice mismatched active layers usually result in a large density of threading dislocations in the bulk of the layers. Bonding of single crystalline wafers of identical or dissimilar materials is an unique alternative approach to the epitaxial growth. Not only highly lattice-mismatched wafers can be bonded but also wafers with different crystalline orientations can be combined. Ideally, the mismatches of single crystalline bonding wafers are accommodated by dislocations (in lattice-mismatch case) or an amorphous layer (in orientation-mismatch case) localized at the bonding interface with no defects generated in the bulk area. This approach is termed epitaxial-like bonding. The epitaxial-like bonding can also be employed to prepare unique devices by integrating already processed device layers.

However, conventional epitaxial-like bonding is achieved by high temperature annealing. To bond wafers composed of thermally mismatched materials, severe and often damaging thermal stresses can be induced with high temperature annealing. Since thermal stresses can increase significantly with the size of dissimilar wafers, only small wafers currently can be epitaxially bonded at high temperatures. The high temperature annealing process can also produce unwanted changes to bonding materials and often prevents the bonding of processed device wafers. The bonding materials may decompose at high temperatures, even if the 50 bonding wafers are thermally matched.

In order to epitaxially bond large wafers of dissimilar materials or processed wafers, an epitaxial-like bonding interface must be achieved at or near room temperature, or one wafer of the bonded pair must be thinned sufficiently before annealing to elevated temperatures. Although G öesele et al. in Applied Physics Letters 67, 3614 (1995) and Takagi et al in Applied Physics Letters 74, 2387, 1999 reported room temperature epitaxial-like bonding of silicon wafers in ultrahigh vacuum, high temperature (>600° C.) pre-annealing in the former case or high external pressure (>1 MPa) in the latter case were required to achieve the bond that may introduce undesired effects to the bonding wafers.

Recently, M. Bruel in Electronics Letters 31,1201 (1995) reported a promising generic thinning approach using a 65 hydrogen-induced layer transfer method (so-called smartcut method). In this approach, H atoms are implanted into a

2

Si wafer to such concentration that a significant fraction of Si-Si bonds are broken creating a buried H-rich layer of micro-cracks susceptible to cleavage or fracture. By bonding the topmost oxide covered hydrophilic Si wafer surface to another substrate, a thin layer of the Si wafer can then be transferred by fracture of the H-rich region. However, this process requires that the bonding energy between the bonded wafers be higher than the fracture energy of the hydrogen-induced crack region at the layer transfer temperature. The layer transfer temperatures must be lower than the temperature beyond which hydrogen molecules in the material become mobile. For silicon, the temperature is about 500° C. (see Chu et al in Physics Review B, 16, 3851 (1987)). The bonding energy of conventional HF dipped 15 hydrophobic silicon wafer pairs is higher than the hydrogeninduced region only after annealing at temperatures higher than 600° C. Therefore, this process does not work for oxide-free hydrophobic silicon wafer bonding.

Typically, HF-dipped, hydrogen-terminated hydrophobic silicon wafers are used to realize epitaxial-like bonding after annealing at >700° C. In order for bonded hydrophobic silicon wafer pairs to reach bulk fracture energy, Tong et al. in Applied Physics Letters 64, 625 (1994) reported that hydrogen (from HF-dip, mainly Si—H₂ and Si—H terminated hydrophobic silicon surfaces at the bonding interface) must be removed so that strong Si—Si epitaxial bonds across the mating surfaces can be formed. The reaction is illustrated in Equation (1).

$$Si - H + H - Si \rightarrow Si - Si + H_2$$
 (1)

The release of hydrogen from a stand-alone silicon wafer dipped in HF was demonstrated to start at about 367° C. from Si—H₂ and 447° C. from Si—H in an ultrahigh vacuum. Since hydrogen molecules become mobile in silicon only at temperatures higher than 500° C., annealing at temperatures higher than 700° C. have been found necessary to completely deplete hydrogen from the bonding interface that results in a high bonding energy. Therefore, the smartcut method for a layer transfer using conventional HF-dipped silicon wafer pairs is not possible because the bonding energy is too low at layer transfer temperatures that are lower than 500° C.

Based on above arguments, it becomes clear that the development of a low temperature epitaxial-like wafer bonding technology that is both cost-effective and manufacturable is essential for many advanced materials and device applications.

SUMMARY OF THE INVENTION

Accordingly, one object of this invention is to provide a wafer bonding method and bonded structure in which epitaxial-like bonding is achieved at near room temperature in ambient conditions without an external pressure.

Another object of this invention is to provide a wafer bonding method and bonded structure using bonding surfaces treated to obtain amorphized or partially amorphized surfaces by ion implantation or plasma, preferably by boroncontaining ions or plasma.

These and other objects of the present invention are provided by a method for bonding first and second substrates including steps of preparing substantially oxide-free first and second surfaces of respective first and second substrates, creating a surface defect region in each of said first and second surfaces, and bonding said first and second surfaces. Creating the defective region may include plasma-treating the first and second surfaces of the first and second sub-

strates with a plasma, and preferably a boron-containing plasma. The plasma-treating step may utilize a plasma in reactive ion etch (RIE) mode using B₂H₆ gas, and possibly a mixture of B₂H₆, He, and Ar gases. Other gas plasmas, such as Ar may also be used.

As a result of the plasma-treating step, a thin amorphous layer may be formed in the first and second surfaces. A monolayer of boron may also be on said first and second surfaces and first and second surfaces may be doped with boron when a boron-containing plasma is used. Also, a few 10 monolayers of boron are introduced into each of the first and second surfaces during said plasma-treating step.

After contacting, the substrates are maintained in contact, preferable under low vacuum but also in ambient air. A bonding energy of about 400 mJ/m² may be obtained at ¹⁵ room temperature. Also, when the bonded pair of substrates is maintained at a temperature no more than about 250° C. after contacting, a bond strength of at least about 1500 mJ/m² may be obtained, and a bonding energy of about 2500 mJ/m² (bulk silicon fracture energy) may be obtained at ²⁰ 350° C. The method may also include step of annealing said bonded first and second surfaces at a temperature in the range of about 250-450° C., or at a temperature not exceeding about 350° C. A substantial portion of said amorphous layers in said first and second surfaces may be recrystallized, 25 bonded pair. possibly in a separate annealing step.

The creating step may also include ion-implanting the first and second surfaces. As or B may be used to implant the surfaces. In the case of B, a surface layer is formed on the surface of the substrate and the energy of the implant is chosen to place the peak of the concentration profile at approximately the interface between the substrate surface and the surface layer. In the case of As, the surface is directly implanted and a thicker amorphous layer may be formed.

After contacting, the implanted substrates are maintained 35 in contact, preferable under low vacuum but also in ambient air. The bonded pair may be heated at a temperature no more than about 400° C. The bonded pair of substrates may be maintained at a temperature no more than about 400° C. after contacting. A bonding energy of about 2500 mJ/m² (bulk silicon fracture energy) may be obtained.

To obtain the substantially oxide-free surfaces, the substrates may be immersed in a first etching solution, such as a hydrofluoric acid solution, before said plasma-treating 45 step, and immersed in a second etching solution, such as a hydrofluoric acid solution, after said plasma-treating step. The substrates may be cleaned before immersing in the first etching solution, preferably using an RCA-1 solution.

The method may also include plasma treating an exposed 50 prise a second silicon surface implanted with arsenic. surface of the bonded pair of substrates in a boron-containing plasma, and bonding a third wafer to said exposed surface.

The method may also include creating the defect region or amorphous layer in the surface of a silicon layer formed on 55 a semiconductor device wafer. Two or more of the treated wafers may be bonded together.

The first and second substrates may be selected from Si, InGaAs, Inp; GaAs, Ge, SiC and other semiconductors.

method including amorphization of first and second surfaces of first and second silicon substrates by ion implantation or plasma, and contacting the first and second surfaces to form a bonded pair of substrates. The substrates may be immersed in a first hydrofluoric acid solution before said amorphization step, and immersed in a second hydrofluoric acid solution after said amorphization step by plasma. The sub-

strates may be cleaned before immersing in the first hydrofluoric acid solution, preferably using an RCA-1 solution. The amorphization step may utilize arsenic (As) ion implantation or argon (Ar) RIE plasma.

After contacting, the substrates are maintained in contact, preferable under low vacuum but also in ambient air. The bonded pair may be heated at a temperature no more than about 400° C. The bonded pair of substrates may be maintained at a temperature no more than about 400° C. after contacting. A bonding energy of about 2500 mJ/m² (bulk silicon fracture energy) may be obtained. The bonded amorphous layers at the bonding interface can be completely recrystallized after annealing at 450° C.

The objects of the invention may also be achieved by a bonded structure having a first substrate having a first surface, a first amorphous layer formed in the first surface, and a second substrate having a second surface, a second amorphous layer formed in the second surface. The first surface is bonded to the second surface to form a bonded pair of substrates.

One of said first and second substrates of said bonded pair may have a third surface with an amorphous layer. A third substrate having a fourth surface, with a fourth amorphous layer formed in said fourth surface may be bonded to the

The first and second surfaces may comprise a surface exposed to boron-containing plasma. One of the first and second substrates of the bonded pair may have a planar surface exposed to boron-containing plasma bonded to a third surface of a third substrate exposed to boroncontaining plasma. The first, second and third substrates may be selected from Si, InGaAs, InP, GaAs, Ge, SiC and other semiconductors.

The first and second substrates may comprise respective first and second semiconductor devices, the first surface may comprise a substantially planar surface of a first silicon layer formed on the first device, and the second surface may comprise a substantially planar surface of a second silicon layer formed on the second device.

The first surface may comprise a first silicon surface exposed to an inert gas plasma, and the second surface may comprise a second silicon surface exposed to an inert gas

The first surface may comprise a first silicon surface implanted with boron, and the second surface may comprise a second silicon surface implanted with boron.

The first surface may comprise a first silicon surface implanted with arsenic, and the second surface may com-

The bonded structure according to the invention may include a first substrate having an amorphized first surface and containing boron and a second substrate having an amorphized second surface and containing boron, with the first surface being bonded to the second surface to form a bonded pair of substrates. The first and second substrates may be selected from Si, InGaAs, InP, GaAs, Ge, SiC and other semiconductors.

The first surface may comprise a first silicon surface The objects of the invention may also be achieved by a 60 exposed to a boron-containing plasma, and the second surface may comprise a second silicon surface exposed to a boron-containing plasma.

> The first surface may comprises a first silicon surface implanted with boron, and the second surface may comprise second silicon surface implanted with boron.

> The bonded structure may also have a first substrate having a first surface implanted with boron, and a second

substrate having a second surface implanted with boron. The first surface is bonded to said second surface to form a bonded pair of substrates. One of the first and second substrates of the bonded pair may have a planar surface implanted with boron. A third surface, implanted with boron, of a third substrate may be bonded to the planar surface. The first, second and third substrates may be selected from Si, InGaAs, InP, GaAs, Ge, SiC and other semiconductors.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:

FIG. 1 is a flow chart illustrating method steps of the present invention;

FIGS. 2A-2E are sectional diagrams illustrating a first embodiment of the method according to the invention, and 20 a bonded structure according to the invention;

FIG. 3 is graph depicting room temperature bonding energy as a function of storage time of bonded pairs of B_2H_6 treated hydrophobic silicon wafers;

FIG. 4 is a graph depicting bonding energy as a function 25 of annealing temperature of $\mathrm{B_2H_6}$ treated, boron-implanted treated, Ar plasma treated, and conventional hydrophobic (HF dipped only) silicon wafer pairs;

FIG. 5 is a graph depicting bonding energy as a function of annealing time at 250° C. for B₂H₆ treated wafer pairs;

FIG. 6 is a schematic of surface terminations on B₂H₆ plasma treated and HF dipped silicon wafers;

FIG. 7 is a flow chart showing a second embodiment of the method according to the present invention;

FIGS. 8A-8C are sectional diagrams illustrating a second embodiment of the method according to the invention, and a bonded structure according to the invention;

FIG. 9 is a graph depicting bonding energy as a function of annealing temperature;

FIG. 10 is an TEM (Transmission Electron Microscopy) image of an As-implanted amorphous-Si/amorphous-Si (a-Si/a-Si) bonding interface;

FIG. 11 is a HRTEM (High Resolution TEM) image of an 45 As-implantation induced amorphous layer in a bonding wafer;

FIG. 12 is a HRTEM image for an As-implanted bonded pair after annealing;

FIG. 13 is a graph depicting bonding energy as a function 50 of annealing temperature of B_2H_6 treated InP/InP wafer pairs;

FIG. 14 is a graph depicting bonding energy as a function of annealing temperature of B₂H₆ treated Si/InP wafer pairs;

FIGS. 15A-15C are diagrams of a forming a bonded structure according to the invention; and

FIGS. 16A-16E are diagrams of a forming a bonded structure according to the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawings, wherein like reference numerals designate identical or corresponding parts throughout the several views, and more particularly to FIG. 65 1 thereof, FIG. 1 shows method steps of the present invention. In step 100, the substrates are cleaned using, for

example, a wet RCA-1 (H₂O+H₂O₂+NH₄OH) solution. Other cleaning methods are possible, such as H₂SO₄+H₂O₂ or dry clean. Following the cleaning step using the RCA-1 solution, the substrates are immersed in step 101 in a hydrofluoric acid aqueous solution such as 1%HF solution to remove the surface thin native oxide layer. Upon removal from the hydrofluoric acid solution, the surfaces of the substrates are modified by creating surface and/or subsurface damage areas by ion implantation or plasma, preferably 10 using boron-containing ions or boron-containing plasma, in step 102. By subsurface, it is meant at least the layer of atoms below the surface layer. The treatment may approach or reach amorphization to form a thin amorphous layer may be formed in the surface of the substrates. The surface 15 treatment, when using boron, may introduce boron into the substrate surface.

Upon termination of the treatment, the substrates in step 103 are immersed in a dilute hydrofluoric acid aqueous solution such as 1%HF solution to remove the surface thin native oxide layer or any other oxide formed on the surface. Surfaces of the substrates which were treated in step 103 are placed together in step 104 at room temperature in atmosphere and form a room temperature bonded substrate pair. The attached substrate pair is preferably placed inside a low vacuum system, but may also be placed in ambient. The bonded pair is then annealed at low temperatures in step 105. The temperature may be selected to recrystallize the thin amorphous layers formed during the ion implantation or plasma treatment. Recrystallization may also be carried out in a separate annealing procedure. The wafer bonding method of the present invention achieves high bonding energy near room temperature.

FIGS. 2A-2E show sectional views of the first embodiment of the method according to the invention. In FIG. 2A, a substrate 200, after immersing in the aqueous HF solution, is exposed to a plasma 201. FIG. 2B illustrates wafer 200 after the plasma treatment. The plasma modifies the surface 202 of the wafer to create defect areas and possibly a thin amorphous layer. Subsurface (the layer adjacent the surface) defect areas may also be formed. Surface 202 is drawn with a heavier line to illustrate the defective area or amorphous layer formed by the plasma treatment. The amorphous layer formed is about a few nm or more in thickness. In a preferred case, the plasma is a boron-containing plasma and, most preferably, a B₂H₆ plasma. The position of the B in the surface structure will be described below in connection with FIG. 6.

The wafer is immersed in the aqueous HF solution as described above. Another wafer 203 having a similarly plasma treated surface 204 is placed in contact with wafer 200 with surfaces 202 and 204 directly contacted to form the bonded structure at room temperature in FIG. 2C. The bonded structure is annealed at a low temperature and is then ready for further processing, such as low-temperature annealing, substrate lapping, device formation, etc., or a combination of processes. The process may be continued by plasma-treating the exposed surface 205 of wafer 203 (FIG. 2D) and bonding it to another plasma-treated surface 207 of wafer 206 (FIG. 2E). Any number of substrates may be bonded together.

EXAMPLE

75 mm diameter, 1–10 ohm-cm, p-type Si (100) substrate wafers were used. The wafers were cleaned in a RCA-1 solution, dipped in a 1% hydrofluoric aqueous solution followed by treatment in B_2H_6 plasma for an appropriate

time period depending on the plasma system used. Appropriate plasma treatment times have ranged from 30 sec. to 5 min. The $\rm B_2H_6$ plasma treatment consisted of a mixed gas of 20 secm of 0.5% $\rm B_2H_6/99.5\%He$ and 20 secm Ar in an inductor coupled plasma (ICP) operating in a reactive ion 5 etch mode with a RF power of 38 W at a pressure of ~5 mTorr. A ~100 V self-biased voltage was generated. This self-bias is the lowest possible self-bias for a stable plasma treatment in the plasma treatment system used herein. The wafers were then dipped in a diluted 1% HF solution to 10 remove any oxide on the wafer surfaces. The wafers were then placed together without water rinse and bonded in air at room temperature.

The bonded wafer pair was stored in a low vacuum chamber at a vacuum level of about, for example, 700 Pa. The vacuum level is not critical. The bonding energy (specific surface energy) of the bonded pairs was determined by measuring the crack length introduced by inserting a razor blade into the bonding interface to partially separate the two wafers. FIG. 3 shows the room temperature bonding energies as a function of storage time for B_2H_6 plasmatreated hydrophobic bonded silicon wafers. Compared with a typical room temperature bonding energy of ~10–20 mJ/m² for conventional HF-dipped silicon wafer pairs, the bonding energy of ~400 mJ/m² for the B_2H_6 treated pairs is remarkably higher. A few interface bubbles were formed during low vacuum storage at room temperature, which supports the latter explanation that hydrogen released from the bonding interfaces is responsible for the increase of bonding energy at room temperature.

Bonding energy as a function of annealing temperature of B_2H_6 treated, boron-implanted treated, Ar plasma treated, and conventional hydrophobic (HF dipped only) silicon wafer pairs is shown in FIG. 4. It is important to note that for the B_2H_6 plasma treated samples, the bonding energy was ~900 mJ/m² at 150° C. and ~1800 mJ/m² at 250° C., and reaches the fracture energy of bulk silicon ~2500 mJ/m² at 350° C. For comparison, FIG. 4 also shows the bonding energy as a function of annealing temperature of conventional BF dipped silicon wafer pairs. TEM (Transmission Electron Microscopy) measurements have shown that the expitaxial bonding interface in the Si/Si bonded pairs was realized after 350° C. annealing.

A typical example of bonding energy as a function of 45 annealing time at 250° C. is shown in FIG. 5. The bonding energy increases quickly with annealing time and is saturated after ~20 h annealing at 250° C. A few bubbles were generated during annealing indicating that the increase in bonding energy is associated with the release of hydrogen at 50 the bonding interface.

The B₂H₆ plasma treatment of present invention places boron not only on the surface but also in subsurface layers due to the self-bias voltage. After the HF dip, in addition to Si—H₂, Si—H and Si—F surface terminations, the B₂H₆ plasma-treated silicon surfaces will likely be terminated by Si—B:H from top surface boron atoms forming Si—B groups, by Si—B—H groups by boron at the first surface layer, and by Si—H and Si—H₂ groups that have subsurface boron atoms terminated to the silicon atoms, see FIG. 6. The bonding interface between the silicon wafer pair is most likely bridged by HF molecules resulting from the HF dip that can be removed by storage in low vacuum or in ambient at room temperature.

Since B—H complexes are very weakly polarized due to their similar electronegativity, the following reactions at the bonding interface are likely responsible for the increase in bonding energy at room temperature:

$$Si - B: H + H: B - Si \rightarrow Si - B - B - Si + H_2$$
 (2)

$$Si - B - H + H - B - Si \rightarrow Si - B - B - Si + H_2$$
(3)

The removal of hydrogen terminations on the boron atoms leads to a Si—B—B—Si bridging bond attaching one substrate to another. Moreover, as reported by Kim et al. in Applied Physics Letters 69, 3869 (1996), subsurface boron in the second layer weakens the surface Si—H bond. Hydrogen desorption from the bonding surfaces of B₂H₆ treated silicon wafers can take place at low temperatures resulting in a silicon covalent bond formation across the interface between the substrates as shown by the following reaction:

$$Si - H + H - Si \rightarrow Si - Si + H_2$$
 (4)

The boron-assisted reaction completely depletes hydrogen from the bonding interface at temperatures of 350–400° C. which is lower than a 700° C. temperature which is required for conventional HF dipped silicon substrate bonding, when no boron is present.

In a second embodiment, an inert gas plasma is used to create the defective area and thin amorphous layer. The third embodiment preferably uses an Ar-only plasma treatment to enhance the bonding energy at low temperatures, also shown in FIG. 4. Method steps for an Ar-only plasma treatment bonding process follow all the steps shown in FIG. 1. After cleaning in RCA1 solution (step 100), silicon wafers are dipped in 1%HF solution to remove the native oxide layer of any other oxide layer (step 101). The wafers are placed in the RIE plasma system and treated with Ar plasma in 30-100 mtorr for 15 seconds to 20 minutes. Ar plasma is generated by applying a RF power from 80-200 W at 13.56 MHz (step 102). The surface self-bias voltage is in the range of 200 V to 400 V. These Ar plasma treated wafers are dipped in 1%HF to remove any surface oxide layer (step 103) and bonded at room temperature in air (step 104). After storage in low vacuum for ~20 hrs (step 105), the bonded pairs are annealed. The bonding energy reaches the bulk silicon fracture energy (2500 mJ/m²) at 400° C. The bonding energy enhancement is likely due to that the amorphous layer formed by the Ar plasma treatment readily absorbs the hydrogen released from surface Si-H₂ and Si-H groups that takes place at about 300° C. The amorphous layer at the bonding interface may be recrystallized at low temperatures. Ar-only plasma treatment to enhance low temperature epitaxial-like bonding is especially attractive for applications that requires no monolayers of boron at the bonding interface

A third embodiment of the present invention (shown in FIG. 7) is to use ion implantation to place boron onto the surfaces of bonding substrates. In step 700, the substrates are covered by a masking layer, preferably an oxide layer. The substrates are cleaned using, for example, a wet RCA-1 solution and dried. in step 701. Surfaces of the substrates are implanted with boron using BF₃ as shown in step 702 to place the boron concentration peak at the oxide/silicon interface. As an example, forming an 800 Å thick thermal oxide on silicon wafers, boron implantation at an energy of 20 keV with a dose of $5 \times 10^{14} / \text{cm}^2$ places boron concentration peak of $6 \times 10^{19} / \text{cm}^2$ at the oxide/silicon interface. Employing a 6700 Å thick thermal oxide on silicon wafers, boron implantation at an energy of 180 keV with a dose of $5 \times 10^{14} / \text{cm}^2$ places boron concentration peak of $2.5 \times 10^{19} / \text{cm}^2$ at the oxide/silicon interface.

Following boron implantation, the substrates in step 703 are immersed in a dilute hydrofluoric acid solution to

remove the oxide layer. Surfaces of the substrates which were boron-implanted in step 702 are bonded at room temperature in step 704. The attached pair is preferably placed inside a low vacuum system and annealed in air at low temperature in step 705.

Boron implantation in bonding silicon wafers can achieve the bulk silicon fracture energy at ~400° C. The bonding energy enhancement at room temperature seen with the boron plasma treated wafers is not achieved. Instead, a significant increase in bonding energy is seen at temperatures above than 300° C., as shown in FIG. 4. It is likely that lower boron concentrations on the wafer surfaces for the boron implantation treatment in comparison to the plasma treatment case delays bonding enhancement until higher annealing temperatures are used.

Released hydrogen shown in equation (4) can build an internal pressure that offsets the bonding strength at the bonding interface. In order to alleviate the internal gas pressure, released hydrogen molecules need to be removed from the interface. The plasma or ion implantation treatment 20 according to the invention induces a defective surface layer towards amorphization providing hydrogen trapping sites. Plasma or ion implantation treatments using other gases containing boron are expected to work as well.

FIGS. 8A-8C show cross sectional views of the third 25 embodiment of the method. Ions 801 are implanted into a wafer 800 having a masking film 805, such as SiO₂, formed on the surface, as shown in step 8A. The masking film 805 allows the energy of the implant to be adjusted so that the peak of the concentration distribution is at the surface of 30 wafer 800. As shown in FIG. 8B, the wafer 800 has a modified surface 802 (shown with heavier line for illustrative purpose only) after removing the masking layer by immersing in an aqueous HF solution, in the case of layer 305 being SiO₂. Another wafer 803 similarly treated with a 35 modified surface 804 is placed in contact with wafer 800 at room temperature. The bonding of the two wafers is allowed to enhance with low-temperature annealing, as discussed above.

A fourth embodiment of the present invention is to use As 40 (arsenic) ion implantation to silicon wafers to form an amorphous layer on the wafer surface. Method steps for an As ion implantation treatment bonding process follow the steps shown in FIG. 1. After cleaning, As ion implantation is performed at an energy of 180 keV with a dose of 9×10¹⁴/cm². Any oxide layer is then removed prior to bonding. The As doping concentration peak of 8×10¹⁹/cm³ is located at 1150 Å from the silicon surface. Although this implantation induced a very low As doping on the wafer surface, an amorphous layer with 1650 Å thick was formed as confirmed both by a Monte Carlo simulation and TEM measurement (FIG. 10). The thickness of the amorphous layer can vary and is not limited to the value of this example. For instance, other ions may be implanted to create the amorphous layer. Arsenic is a dopant, and there are applications when it is desired not to dope the substrate so another ion, such as a non-doping ion like Ar, would be chosen.

After an HF dip to remove any oxide on the implanted surfaces, the wafers are bonded at room temperature in ambient conditions. After storage in low vacuum for ~20 h 60 the bonded pairs are annealed in air. The bonding energy as a function of annealing temperature is shown in FIG. 9. The bonding energy reaches the bulk silicon fracture energy (2500 mJ/m²) at 400° C. Bonded pairs of the As implanted silicon wafers that were annealed at 900° C. to fully recrystallize the amorphous layers before bonding have shown the same bonding energy of ~400 mJ/m² as the conventional HF

dipped Si/Si pairs after 400° C. annealing. It is clear that as in the Ar plasma treatment case, the amorphous layers rather than As doping at the bonding interface play a key role in enhancing bonding energy at low temperatures.

FIGS. 10–12 show TEM images of the As-implanted substrates, and As-implanted bonded substrate pairs. In FIG. 10, a TEM image of bonding interface between the amorphous silicon layers (a-Si/a-Si) that were formed by As implantation is shown. FIG. 11 shows an HRTEM image of the interface between the amorphous silicon and the crystal silicon substrate (a-Si/c-Si). The amorphous layer is reduced to 100 Å in thickness after annealing for 24 hours at 450° C., as shown in FIG. 12.

The above methods can be applied to other substrate combinations involving materials such as InP, GaAs, Ge, SiC, etc. Using the B₂H₆ plasma treatment process described in the first embodiment to InP/InP epitaxial-like wafer bonding, the bonding energy of the bonded InP/InP pairs reached the (100) InP bulk fracture energy of ~600 mJ/m² after annealing at 200° C. for 24 h. FIG. 13 shows the bonding energy as a function of annealing temperature of the B₂H₆ treated InP/InP wafer pairs. For comparison, the bonding energy as a function of annealing temperature of conventional HF dipped InP/InP pairs is also shown.

The similar results were obtained for bonding a silicon wafer to an InP wafer. Using the B_2H_6 plasma treatment process described in the first embodiment to Si/InP epitaxial-like wafer bonding, the bonding energy of the bonded Si/InP pairs reached the (100) InP bulk fracture energy of ~600 mJ/m² after annealing at 200° C. for 24 h. FIG. 14 shows the bonding energy as a function of annealing temperature of the B_2H_6 treated Si/InP wafer pairs. For comparison, the bonding energy as a function of annealing temperature of conventional HF dipped Si/InP pairs is also shown

Two or more wafers having a silicon layer formed on the surface may also be bonded, as shown in FIGS. 15A-15C. Silicon layer 1502 of substrate 1500 is exposed to plasma 1503 in FIG. 15A. A similarly treated surface 1505 of wafer 1504 is placed in contact with surface 1502 and bonded (FIG. 15B). Surface 1505 may also be ion-implanted. The exposed surface of substrate 1504 may also be exposed to a plasma and bonded with treated surface 1507 of wafer 1506 to form a three-substrate bonded structure, as shown in FIG. 15C. These wafers may be processed wafers having devices and/or circuits formed therein with the silicon layer formed after device and/or circuit formation. The silicon layer should be planar, and may be planarized using techniques such as CMP. The silicon layer is treated using a plasma or ion-implantation, as discussed above. This structure preferably used the boron-containing plasma or boron implantation. Also, unique device structures such as double-sided power diodes, pin photodiodes and avalanche photodiodes may be realized. While the above embodiments are directed to substrates, it should be understood that a substrate may be of varying thickness. In other words, thin substrates may be bonded to other substrates, or bonded with two substrates to be between the substrates. A bonded substrate may also be thinned to a desired thickness by lapping or polishing, as discussed above. FIGS. 16A-16E illustrate this. The surface of substrate 1600 is exposed to plasma 1601 to form treated surface 1602 (FIGS. 16A and 16B). Surface 1602 has a surface defect region and may be amorphized. Another substrate 1603 with a treated surface 1604 is bonded to surface 1602 (FIG. 16B). In FIG. 16C, a portion of substrate 1603 is removed by lapping, polishing, etc. to leave portion 1605 with surface 1606. Surface 1606 may then be exposed to a plasma (FIG. 16D) and another wafer 1607 with treated

surface 1608 may be bonded to surface 1606 (FIG. 16E). Unique structures where different materials of desired thicknesses may be bonded and formed according to the invention.

Some advantages of the wafer-bonding process of the 5 present invention are that the process utilizes manufacturable steps which bond wafers at room temperature in ambient air and annealed at temperatures no higher than 450° C. to reach an epitaxial-like bond. Pre-annealing at elevated temperatures, external pressure, or high vacuum to achieve 10 a high bonding energy are not required. The process uses common RIE plasma treatments or ion implantation that are economic, convenient and easy to implement.

In addition to the epitaxial-like wafer bonding for materials combination for preparing advanced devices such as 15 pin and avalanche photodiodes, the process shown here can have applications in bonding unique device structures such as bonding back sides of two fully processed power devices to form double-sided power devices, can allow the device layer transfer onto carrier substrates with an epitaxial-like 20 interface, and can be used to transfer device layers to more thermally conductive materials thus enhancing thermal management.

Numerous other modifications and variations of the present invention are possible in light of the above teach- 25 ings. It is therefore to be understood that within the scope of the appended claims, the present invention may be practiced otherwise than as specifically described herein.

What is claimed as new and desired to be secured by Letters Patents of the United States is:

- 1. A bonded structure, comprising:
- a first substrate having a first surface, a first nearlyamorphized layer containing one of boron and arsenic formed uniformly over said first surface; and
- a second substrate having a second surface, a second nearly-amorphized layer containing one of boron and arsenic formed uniformly over said second surface;
- said first surface being bonded to said second surface to form a bonded pair of substrates.
- 2. A structure as recited in claim 1, comprising:
- one of said first and second substrates of said bonded pair having a third surface, said third surface having a nearly-amorphized layer;
- a third substrate having a fourth surface, a fourth nearly- 45 amorphized layer formed in said fourth surface; and said third surface bonded to said fourth surface.
- 3. A structure as recited in claim 1, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC.
 - 4. A structure as recited in claim 1, wherein:
 - said first and second substrates each comprises a silicon substrate; and
 - said first and second surfaces each comprises a silicon surface.
 - 5. A structure as recited in claim 1, wherein:
 - said first and second substrates comprise respective first and second semiconductor devices.
 - 6. A structure as recited in claim 1, wherein:
 - said first surface comprises a first silicon surface exposed to a boron-containing plasma; and
 - said second surface comprises a second silicon surface exposed to a boron-containing plasma.
 - 7. A structure as recited in claim 1, wherein:
 - said first surface comprises a first silicon surface implanted with boron; and

said second surface comprises a second silicon surface implanted with boron.

- 8. A structure as recited in claim 1, wherein:
- said first surface comprises a first silicon surface implanted with arsenic; and
- said second surface comprises a second silicon surface implanted with arsenic.
- 9. A structure as recited in claim 1, comprising:
- at least one of boron-boron and Si covalent bonds formed between said first and second substrates.
- 10. A structure as recited in claim 1, wherein:
- said first and second amorphous layers are each in the range of a few nm in thickness.
- 11. A structure as recited in claim 1, wherein said first and second layers each comprise a few monolayers of boron.
 - 12. A structure as recited in claim 1, wherein:
 - said first surface comprises an amorphous boroncontaining layer; and
 - said second surface comprises an amorphous boroncontaining layer.
 - 13. A structure as recited in claim 1, wherein:
 - said first surface comprises a surface exposed to a boroncontaining plasma; and
 - said second surface comprises a surface exposed to a boron-containing plasma.
 - 14. A structure as recited in claim 1, wherein:
 - said first surface comprises a first surface exposed to an inert gas plasma; and
 - said second surface comprises a second surface exposed to an inert gas plasma.
 - 15. A bonded structure, comprising:
 - a first substrate having a first surface, substantially all of said first surface being amorphized and containing boron;
 - a second substrate having a second surface, substantially all of said second surface being amorphized and containing boron; and
 - said first surface being bonded to said second surface to form a bonded pair of substrates.
- 16. A structure as recited in claim 15, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge, SiC.
 - 17. A structure as recited in claim 15, wherein:
 - said first surface comprises a first silicon surface exposed to a boron-containing plasma; and
- said second surface comprises a second silicon surface exposed to a boron-containing plasma.
- 18. A structure as recited in claim 15, wherein:
- said first surface comprises a first silicon surface implanted with boron; and
- said second surface comprises a second silicon surface implanted with boron.
- 19. A structure as recited in claim 15, comprising:
- forming at least one of boron-boron and Si covalent bonds between said first and second substrates.
- 20. A structure as recited in claim 15, wherein:
- said amorphized first and second surfaces are each in the range of a few nm in thickness.
- 21. A structure as recited in claim 15, wherein:
- said amorphized first and second layers each comprises a few monolayers of boron.
- 22. A bonded structure, comprising:
- a first substrate having a first surface, a first amorphous arsenic-containing layer formed in substantially all of said first surface; and

- a second substrate having a second surface, a second amorphous arsenic-containing layer formed in substantially all of said second surface;
- said first surface being bonded to said second surface to form a bonded pair of substrates.
- 23. A structure as recited in claim 22, comprising:
- one of said first and second substrates of said bonded pair having a third surface, said third surface having an amorphous layer;
- a third substrate having a fourth surface, a fourth amorphous layer formed in said fourth surface; and

 GaAs, Ge and SiC.

 37. A structure as
- said third surface bonded to said fourth surface.
- 24. A structure as recited in claim 23, wherein:
- said third surface comprises an amorphous arseniccontaining layer; and
- said fourth surface comprises an amorphous arseniccontaining layer.
- 25. A structure as recited in claim 22, wherein said first and second substrates are selected from Si, InGaAs, InP, 20 GaAs, Ge and SiC.
 - 26. A structure as recited in claim 22, wherein:
 - said first and second substrates each comprises a silicon substrate; and
 - said first and second surfaces each comprises an arsenic- 25 containing silicon surface.
 - 27. A structure as recited in claim 22, wherein:
 - said first surface comprises a substantially planar surface of a first arsenic-containing silicon layer formed on said first substrate; and
 - said second surface comprises a substantially planar surface of a second arsenic-containing silicon layer formed on said second substrate.
 - 28. A structure as recited in claim 22, wherein:
 - said first surface comprises a first silicon surface 35 implanted with arsenic; and
 - said second surface comprises a second silicon surface implanted with arsenic.
 - 29. A structure as recited in claim 28, comprising:
 - Si covalent bonds formed between said first and second substrates.
 - 30. A structure as recited in claim 22, comprising: said first and second surfaces being substantially oxidefree.
 - 31. A structure as recited in claim 22, wherein: said amorphized first and second surfaces are each in the
 - range of a few nm in thickness.
 - 32. A structure as recited in claim 22, wherein:
 - said amorphized first and second surfaces each comprises a few monolayers of arsenic.
 - 33. A bonded structure, comprising:
 - a first substrate having a substantially oxide-free first surface, a substantial portion of said first surface being amorphized and containing one of boron and arsenic; and
 - a second substrate having a substantially oxide-free second surface, a substantial portion of said first surface being amorphized and containing one of boron and arsenic;
- said first surface being bonded to said second surface to form a bonded pair of substrates.
- 34. A structure as recited in claim 33, wherein:
- said first substrate comprises one material having said first surface; and
- said second substrate comprises one material having said second surface.

- 35. A structure as recited in claim 33, comprising: one of said first and second substrates of said bonded pair having an amorphized substratially oxide free third
- having an amorphized substantially oxide-free third surface;
- a third substrate having an amorphized substantially oxide-free fourth surface; and
- said third surface bonded to said fourth surface.
- 36. A structure as recited in claim 33, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC.
 - 37. A structure as recited in claim 33, wherein:
 - said first and second substrates each comprises a silicon substrate; and
 - said first and second surfaces each comprises an amorphized substantially oxide-free silicon surface.
 - 38. A structure as recited in claim 33, wherein:
 - said first surface comprises a substantially planar surface of a first amorphous substantially oxide-free silicon layer formed on said first substrate; and
 - said second surface comprises a substantially planar surface of a second amorphous substantially oxide-free silicon layer formed on said second substrate.
 - 39. A structure as recited in claim 33, wherein:
 - said first surface comprises a surface exposed to a boroncontaining plasma; and
 - said second surface comprises a surface exposed to a boron-containing plasma.
 - 40. A structure as recited in claim 33, wherein:
 - said first surface comprises an ion-implanted surface; and said second surface comprises an ion-implanted surface.
 - 41. A structure as recited in claim 33, wherein:
 - said first surface comprises a surface ion-implanted with one of boron and arsenic; and
 - said second surface comprises a surface ion-implanted with one of boron and arsenic.
 - **42.** A structure as recited in claim **41**, comprising: boron-boron formed between said first and second substrates.
 - 43. A bonded structure, comprising:
 - a first substrate having a first surface with an amorphized first surface region extending only one to a few monolayers into said first substrate; and
 - a second substrate having a second surface an amorphized second surface region extending only one to a few monolayers into said second substrate; and
 - said first surface being bonded to said second surface to form a bonded pair of substrates.
 - 44. A structure as recited in claim 43, wherein:
 - said amorphized first and second surface regions are each in the range of a few nm in thickness.
 - 45. A structure as recited in claim 43, wherein:
 - said first and second surface regions each comprise at least one region extending over a substantial portion of a surface of said first and second substrates, respectively.
 - 46. A structure as recited in claim 43, comprising:
 - one of said first and second substrates of said bonded pair having a third surface with an amorphized third surface region;
 - a third substrate having a fourth surface with an amorphized fourth surface region; and
 - said third surface bonded to said fourth surface.
- 47. A structure as recited in claim 43, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC.

45

16

- 48. A structure as recited in claim 43, wherein:
- said first and second substrates each comprises a silicon substrate; and
- said first and second surfaces each comprises a silicon surface.
- 49. A structure as recited in claim 43, wherein:
- said first surface comprises a surface exposed to a boroncontaining plasma; and
- said second surface comprises a surface exposed to a $_{10}$ boron-containing plasma.
- 50. A structure as recited in claim 43, wherein:
- said first surface comprises an ion-implanted surface; and
- said second surface comprises an ion-implanted surface.
- 51. A structure as recited in claim 43, wherein:
- said first surface comprises a surface implanted with one of boron and arsenic; and
- said second surface comprises a second surface implanted with one of boron and arsenic.
- **52.** A structure as recited in claim **50**, comprising: boron-boron covalent bonds formed between said first and second substrates.
- 53. A bonded structure, comprising:
- a first substrate of substantially one first material amorphized substantially only in a first surface of said first material and containing one of boron and arsenic; and
- a second substrate of substantially one second material amorphized substantially only in a second surface of said second material and containing one of boron and 30 arsenic:
- said first surface being bonded to said second surface to form a bonded pair of substrates.
- 54. A structure as recited in claim 53, comprising:
- one of said first and second substrates of said bonded pair being amorphized only in said first surface and in a third surface of said first material;

- a third substrate of substantially one third material amorphized only in a third surface of said third material; and said third surface bonded to said fourth surface.
- 55. A structure as recited in claim 53, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC.
 - 56. A structure as recited in claim 53, wherein:
 - said first and second substrates each comprises a silicon substrate; and
 - said first and second surfaces each comprises a silicon surface.
 - 57. A structure as recited in claim 53, wherein:
 - said first surface comprises a substantially planar surface of a first silicon layer formed on said first device; and
 - said second surface comprises a substantially planar surface of a second silicon layer formed on said second device.
 - 58. A structure as recited in claim 53, wherein:
 - said first surface comprises a surface exposed to a boroncontaining plasma; and
 - said second surface comprises a surface exposed to a boron-containing plasma.
 - 59. A structure as recited in claim 53, wherein:
 - said first surface comprises a surface implanted with one of boron and arsenic; and
 - said second surface comprises a surface implanted with one of boron and arsenic.
 - 60. A structure as recited in claim 59, comprising:
 - boron-boron covalent bonds formed between said first and second substrates.

Printed 03/13/2001

	,	CLAGG	OROOF ART UNIT	ATTOR	NEY DOCKET
09/635,272	08/09/2000	257	2815	202	25-0180-
APPLICANT QIN-YI TONG, DURHA *CONTINUING DOMES 'ERIFIED *CONTINUING DOMES *		**************************************			
P Nn					
FOREIGN FILING	LICENSE GRANTEI	09/23/2000		SMALL	ENTITY
	O yes Oho	STATE OR	SHEETS	TOTAL	INDEPEND
	miner's Name Initials	COUNTRY NC	DRAWINGS 11	CLAIMS 58	CLAIMS , 4
ADDRESS OBLON SPIVAK MCCLE: FOURTH FLOOR 1755 JEFFERSON DAV: ARLINGTON , VA 2220	LLAND MAIER & NEUS	STADT			
TITILE METHOD OF EPITAXIA	L-LIKE WAFER BONDI	ING AT LOW TEMPERA	ATURE AND BO	NDED S	in the second second

3/13/01 4:47

PATENT APPLICATION	SERIAL	NO.	

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

1/18/2000 ASELLMAN 00000050 09635272

FC:201 FC:203 FC:202

345.00 OP 342.00 OP 39.00 OP

PTO-1556 (5/87)

*U.S. GPO: 1999-459-082/19144

4/_
100 (0
1
itali jani
W
£
#
ų.
Part. Analysis



2025-0180-20 Attorney Docket No.

First Inventor or Application Identifier | Qin-Yi TONG

UTILITY
PATENT APPLICATION
TRANSMITTAL
for new nonprovisional applications under 37 CFR 1.53(b))

A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents	Assistant Commissioner for Patents ADDRESS TO: Box Patent Application Washington, DC 20231				
Fee Transmittal Form (e.g. PTO/SB/17) (Submit an original and a duplicate for fee processing)	ACCOMPANYING APPLICATION PARTS				
	6. ☐ Assignment Papers (cover sheet & document(s))				
2. ■ Specification Total Pages 24	7. 37 C.F.R. §3.73(b) Statement Power of Attorney (when there is an assignee)				
Deputing (a) (25 U.S.C. 442). Total Shorts	8. ☐ English Translation Document (if applicable)				
3. Drawing(s) (35 U.S.C. 113) Total Sheets [11]	9. Information Disclosure Statement (IDS)/PTO-1449 Copies of IDS Citations				
	10. □ Preliminary Amendment				
4. Oath or Declaration Total Pages 2	11. White Advance Serial No. Postcard				
 a. Newly executed (original or copy) b. Copy from a prior application (37 C.F.R. §1.63(d)) (for continuation/divisional with box 15 completed) 	12. ■ Small Entity Statement filed in prior application. Status still proper and desired.				
i. □ DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §1.63(d)(2) and	13. Certified Copy of Priority Document(s) (If foreign priority is claimed)				
in the prior application, see 37 C.F.R. §1.63(d)(2) and 1.33(b).	14. □ Other:				
5. Incorporation By Reference (usable if box 4B is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4B, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.					
15. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below:					
☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application no.:					
Prior application information: Examiner: Group Art Unit:					
16. Amend the specification by inserting before the first line the sentence: □ This application is a □ Continuation □ Division □ Continuation-in-part (CIP)					
of application Serial No. Filed on					
☐ This application claims priority of provisional application Serial No. Filed					
17. CORRESPOND	DENCE ADDRESS				
22850 (703) 413-3000 FACSIMILE: (703) 413-2220					
Name: Eckhard H. Kuesters	Registration No.: 28,870				
Signature: All E Schlei	Date: Ary 9, 2,720				
Name: Carl E. Schlier	Registration No.: 34,426				

2025-0180-20

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INVENTOR(S) Qin-Yi TONG

SERIAL NO:

New Application

FILING DATE: Herewith

FOR:

A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED

STRUCTURE

FEE TRANSMITTAL

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	58 - 20 =	38	× \$18 =	\$684.00
INDEPENDENT CLAIMS	4 - 3 =	1	× \$78 =	\$78.00
□ MULTIPLE DEPENDE	\$0.00			
□ LATE FILING OF DEC	\$0.00			
	\$690.00			
	\$1,452.00			
■ REDUCTION BY 50% FOR FILING BY SMALL ENTITY				\$-726.00
☐ FILING IN NON-ENGLISH LANGUAGE + \$130				\$0.00
□ RECORDATION OF ASSIGNMENT +			+ \$40 =	\$0.00
TOTAL				\$726.00

Please charge Deposit Account No. 15-0030 in the amount of

A duplicate copy of this sheet is enclosed.

A check in the amount of

\$726.00

to cover the filing fee is enclosed.

The Commissioner is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

Ö

Tel. (703) 413-3000 Fax. (703) 413-2220 (OSMMN 11/98)

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters

Registration No.

28,870

Carl E. Schlier

Registration No. 34,426

> **TSMC1002** IPR of U.S. Pat. No. 6,563,133

Docket No.

2025-0180-20

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INVENTOR(S) Qin-Yi TONG

New Application

SERIAL NO:

FILING DATE: Herewith

FOR:

A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED

STRUCTURE

FEE TRANSMITTAL

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

FOR	NUMBER FILED	NUMBER EXTRA	RATE	CALCULATIONS
TOTAL CLAIMS	58 - 20 =	38	× \$18 =	\$684.00
INDEPENDENT CLAIMS	4 - 3 =	1	× \$78 =	\$78.00
MULTIPLE DEPENDI	\$0.00			
□ LATE FILING OF DECLARATION + \$130 =			\$0.00	
	\$690.00			
	\$1,452.00			
■ REDUCTION BY 50%	\$-726.00			
□ FILING IN NON-ENGLISH LANGUAGE + \$130 =				\$0.00
□ RECORDATION OF ASSIGNMENT + \$4			+ \$40 =	\$0.00
TOTAL				\$726.00

□ Please charge Deposit Account No. 15-0030 in the amount of

A duplicate copy of this sheet is enclosed.

■ A check in the amount of

\$726.00

to cover the filing fee is enclosed.

The Commissioner is hereby authorized to charge any additional fees which may be required for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

Date: The 1 1000

22850

Tel. (703) 413-3000 Fax. (703) 413-2220 (OSMMN 11/98) Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters

Registration No. 28,870

Carl E. Schlier

Registration No. 34,426

2025-0180-20

5

10

XADDO

25

30

TITLE OF THE INVENTION

A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

BACKGROUND OF THE INVENTION

Field of the Invention:

The present invention relates to a method of epitaxial-like bonding of wafer pairs at low temperature, and more particularly to a method of bonding in which the wafer surfaces are modified to create surface and subsurface defect areas, and possibly amorphized, by ion implantation or plasma, preferably by boron-containing ions or a plasma such as B₂H₆.

Discussion of the Background:

For many optoelectronic and electronic device applications, homo-epitaxial single crystalline layers consisting of same material with same crystalline orientation but different doping types or levels are necessary. For some device applications, active layers comprising single crystalline dissimilar materials are required. The active layers should be high crystallographic quality with interfaces that are thermally conductive and almost optical loss free. Conventional hetero-epitaxial growth techniques applied to these lattice mismatched active layers usually result in a large density of threading dislocations in the bulk of the layers. Bonding of single crystalline wafers of identical or dissimilar materials is an unique alternative approach to the epitaxial growth Not only highly lattice-mismatched wafers can be bonded but also wafers with different crystalline orientations can be combined. Ideally, the mismatches of single crystalline bonding wafers are accommodated by dislocations (in lattice-mismatch case) or an amorphous layer (in orientation-mismatch case) localized at the bonding interface with no defects generated in the bulk area. This approach is termed expitaxial-like bonding. The epitaxial-like bonding can also be employed to prepare unique devices by integrating already processed device layers.

However, conventional epitaxial-like bonding is achieved by high temperature annealing. To bond wafers composed of thermally mismatched materials, severe and often damaging thermal stresses can be induced with high temperature annealing. Since thermal

TSMC1002 IPR of U.S. Pat. No. 6,563,133

30

5

10

stresses can increase significantly with the size of dissimilar wafers, only small wafers currently can be epitaxially bonded at high temperatures. The high temperature annealing process can also produce unwanted changes to bonding materials and often prevents the bonding of processed device wafers. The bonding materials may decompose at high temperatures, even if the bonding wafers are thermally matched.

In order to epitaxially bond large wafers of dissimilar materials or processed wafers, an epitaxial-like bonding interface must be achieved at or near room temperature, or one wafer of the bonded pair must be thinned sufficiently before annealing to elevated temperatures. Although Göesele et al. in Applied Physics Letters 67, 3614 (1995) and Takagi et al in Applied Physics Letters 74, 2387, 1999 reported room temperature epitaxial-like bonding of silicon wafers in ultrahigh vacuum, high temperature (>600°C) pre-annealing in the former case or high external pressure (>1 MPa) in the latter case were required to achieve the bond that may introduce undesired effects to the bonding wafers.

Recently, M. Bruel in Electronics Letters 31,1201 (1995) reported a promising generic thinning approach using a hydrogen-induced layer transfer method (so-called smart-cut method). In this approach, H atoms are implanted into a Si wafer to such concentration that a significant fraction of Si-Si bonds are broken creating a buried H-rich layer of micro-cracks susceptible to cleavage or fracture. By bonding the topmost oxide covered hydrophilic Si wafer surface to another substrate, a thin layer of the Si wafer can then be transferred by fracture of the H-rich region. However, this process requires that the bonding energy between the bonded wafers be higher than the fracture energy of the hydrogen-induced crack region at the layer transfer temperature. The layer transfer temperatures must be lower than the temperature beyond which hydrogen molecules in the material become mobile. For silicon, the temperature is about 500°C (see Chu et al in Physics Review B, 16, 3851 (1987)). The bonding energy of conventional HF dipped hydrophobic silicon wafer pairs is higher than the hydrogen-induced region only after annealing at temperatures higher than 600°C. Therefore, this process does not work for oxide-free hydrophobic silicon wafer bonding.

Typically, HF-dipped, hydrogen-terminated hydrophobic silicon wafers are used to realize epitaxial-like bonding after annealing at >700°C. In order for bonded hydrophobic silicon wafer pairs to reach bulk fracture energy, Tong et al. in Applied Physics Letters 64, 625 (1994) reported that hydrogen (from HF-dip, mainly Si-H₂ and Si-H terminated

hydrophobic silicon surfaces at the bonding interface) must be removed so that strong Si-Si epitaxial bonds across the mating surfaces can be formed. The reaction is illustrated in Equation (1).

$$Si-H + H-Si \rightarrow Si-Si + H_2$$
 (1)

The release of hydrogen from a stand-alone silicon wafer dipped in HF was demonstrated to start at about 367 °C from Si-H₂ and 447 °C from Si-H in an ultrahigh vacuum. Since hydrogen molecules become mobile in silicon only at temperatures higher than 500°C, annealing at temperatures higher than 700°C have been found necessary to completely deplete hydrogen from the bonding interface that results in a high bonding energy. Therefore, the smart-cut method for a layer transfer using conventional HF-dipped silicon wafer pairs is not possible because the bonding energy is too low at layer transfer temperatures that are lower than 500 °C.

Based on above arguments, it becomes clear that the development of a low temperature epitaxial-like wafer bonding technology that is both cost-effective and manufacturable is essential for many advanced materials and device applications.

SUMMARY OF THE INVENTION

Accordingly, one object of this invention is to provide a wafer bonding method and bonded structure in which epitaxial-like bonding is achieved at near room temperature in ambient conditions without an external pressure.

Another object of this invention is to provide a wafer bonding method and bonded structure using bonding surfaces treated to obtain amorphized or partially amorphized surfaces by ion implantation or plasma, preferably by boron-containing ions or plasma.

These and other objects of the present invention are provided by a method for bonding first and second substrates including steps of preparing substantially oxide-free first and second surfaces of respective first and second substrates, creating a surface defect region in each of said first and second surfaces, and bonding said first and second surfaces. Creating the defective region may include plasma, treating the first and second surfaces of the first and second substrates with a plasma, and preferably a boron-containing plasma. The plasmatreating step may utilize a plasma in reactive ion etch (RIE) mode using B₂H₆ gas, and

30

30

5

10

possibly a mixture of B₂H₆, He, and Ar gases. Other gas plasmas, such as Armay also be used.

As a result of the plasma-treating step, a thin amorphous layer may be formed in the first and second surfaces. A monolayer of boron may also be on said first and second surfaces and first and second surfaces may be doped with boron when a boron-containing plasma is used. Also, a few monolayers of boron are introduced into each of the first and second surfaces during said plasma-treating step.

After contacting, the substrates are maintained in contact, preferable under low vacuum but also in ambient air. A bonding energy of about 400 mJ/m² may be obtained at room temperature. Also, when the bonded pair of substrates is maintained at a temperature no more than about 250°C after contacting, a bond strength of at least about 1500 mJ/m² may be obtained, and a bonding energy of about 2500 mJ/m² (bulk silicon fracture energy) may be obtained at 350 °C. The method may also include step of annealing said bonded first and second surfaces at a temperature in the range of about 250-450 °C, or at a temperature not exceeding about 350°C. A substantial portion of said amorphous layers in said first and second surfaces may be recrystallized, possibly in a separate annealing step.

The creating step may also include ion-implanting the first and second surfaces. As or B may be used to implant the surfaces. In the case of B, a surface layer is formed on the surface of the substrate and the energy of the implant is chosen to place the peak of the concentration profile at approximately the interface between the substrate surface and the surface layer. In the case of As, the surface is directly implanted and a thicker amorphous layer may be formed.

After contacting, the implanted substrates are maintained in contact, preferable under low vacuum but also in ambient air. The bonded pair may be heated at a temperature no more than about 400°C. The bonded pair of substrates may be maintained at a temperature no more than about 400°C after contacting. A bonding energy of about 2500 mJ/m² (bulk silicen fracture energy) may be obtained.

To obtain the substantially oxide-free surfaces, the substrates may be immersed in a first etching solution, such as a hydrofluoric acid solution, before said plasma-treating step, and immersed in a second etching solution, such as a hydrofluoric acid solution, after said

30

5

10

plasma-treating step. The substrates may be cleaned before immersing in the first etching solution, preferably using an RCA-1 solution.

The method may also include plasma treating an exposed surface of the bonded pair of substrates in a boron-containing plasma, and bonding a third wafer to said exposed surface.

The method may also include creating the defect region or amorphous layer in the surface of a silicon layer formed on a semiconductor device wafer. Two or more of the treated wafers may be bonded together.

The first and second substrates may be selected from Si, InGaAs, InP, GaAs, Ge, SiC and other semiconductors.

The objects of the invention may also be achieved by a method including amorphization of first and second surfaces of first and second silicon substrates by ion implantation or plasma, and contacting the first and second surfaces to form a bonded pair of substrates. The substrates may be immersed in a first hydrofluoric acid solution before said amorphization step, and immersed in a second hydrofluoric acid solution after said amorphization step by plasma. The substrates may be cleaned before immersing in the first hydrofluoric acid solution, preferably using an RCA-1 solution. The amorphization step may utilize arsenic (As) ion implantation or argon (Ar) RIE plasma.

After contacting, the substrates are maintained in contact, preferable under low vacuum but also in ambient air. The bonded pair may be heated at a temperature no more than about 400°C. The bonded pair of substrates may be maintained at a temperature no more than about 400°C after contacting. A bonding energy of about 2500 mJ/m² (bulk silicon fracture energy) may be obtained. The bonded amorphous layers at the bonding interface can be completely recrystallized after annealing at 450°C.

The objects of the invention may also be achieved by a bonded structure having a first substrate having a first surface, a first amorphous layer formed in the first surface, and a second substrate having a second surface, a second amorphous layer formed in the second surface. The first surface is bonded to the second surface to form a bonded pair of substrates.

One of said first and second substrates of said bonded pair may have a third surface with an amorphous layer. A third substrate having a fourth surface, with a fourth amorphous layer formed in said fourth surface may be bonded to the bonded pair.

-5-

30

5

10

The first and second surfaces may comprise a surface exposed to boron-containing plasma. One of the first and second substrates of the bonded pair may have a planar surface exposed to boron-containing plasma bonded to a third surface of a third substrate exposed to boron-containing plasma. The first, second and third substrates may be selected from S., InGaAs, InP, GaAs, Ge, SiC and other semiconductors.

The first and second substrates may comprise respective first and second semiconductor devices, the first surface may comprise a substantially planar surface of a first silicon layer formed on the first device, and the second surface may comprise a substantially planar surface of a second silicon layer formed on the second device.

The first surface may comprise a first silicon surface exposed to an inert gas plasma, and the second surface may comprise a second silicon surface exposed to an inert gas plasma.

The first surface may comprise a first silicon surface implanted with boron, and the second surface may comprise a second silicon surface implanted with boron.

The first surface may comprise a first silicon surface implanted with arsenic, and the second surface may comprise a second silicon surface implanted with arsenic.

The bonded structure according to the invention may include a first substrate having an amorphized first surface and containing boron and a second substrate having an amorphized second surface and containing boron, with the first surface being bonded to the second surface to form a bonded pair of substrates. The first and second substrates may be selected from Si, InGaAs, InP, GaAs, Ge, SiC and other semiconductors.

The first surface may comprise a first silicon surface exposed to a boron-containing plasma, and the second surface may comprise a second silicon surface exposed to a boron-containing plasma.

The first surface may comprises a first silicon surface implanted with boron, and the second surface may comprise a second silicon surface implanted with boron.

The bonded structure may also have a first substrate having a first surface implanted with boron, and a second substrate having a second surface implanted with boron. The first surface is bonded to said second surface to form a bonded pair of substrates. One of the first and second substrates of the bonded pair may have a planar surface implanted with boron. A third surface, implanted with boron, of a third substrate may be bonded to the planar surface.

-6-

30

5

10

The first, second and third substrates may be selected from Si, InGaAs, InP, GaAs, Ge, SiC and other semiconductors.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:

- FIG. 1 is a flow chart illustrating method steps of the present invention;
- FIGS. 2A-2E are sectional diagrams illustrating a first embodiment of the method according to the invention, and a bonded structure according to the invention;
- FIG. 3 is graph depicting room temperature bonding energy as a function of storage time of bonded pairs of B₂H₆ treated hydrophobic silicon wafers;
- FIG. 4 is a graph depicting bonding energy as a function of annealing temperature of B₂H₆ treated, boron-implanted treated, Ar plasma treated, and conventional hydrophobic (HF dipped only) silicon wafer pairs;
- FIG. 5 is a graph depicting bonding energy as a function of annealing time at 250°C, for B_2H_6 treated wafer pairs;
- FIG. 6 is a schematic of surface terminations on B₂H₆ plasma treated and HF dipped silicon wafers;
- FIG. 7 is a flow chart showing a second embodiment of the method according to the present invention;
- FIGS. 8A-8C are sectional diagrams illustrating a second embodiment of the method according to the invention, and a bonded structure according to the invention;
 - FIG. 9 is a graph depicting bonding energy as a function of annealing temperature;
- FIG. 10 is an TEM (Transmission Electron Microscopy) image of an As-implanted amorphous-Si/amorphous-Si (a-Si/a-Si) bonding interface;
- FIG. 11 is a HRTEM (High Resolution TEM) image of an As-implantation induced amorphous layer in a bonding wafer;
 - FIG. 12 is a HRTEM image for an As-implanted bonded pair after annealing;

-7-

30

5

10

FIG. 13 is a graph depicting bonding energy as a function of annealing temperature of B_2H_6 treated InP/InP wafer pairs;

FIG. 14 is a graph depicting bonding energy as a function of annealing temperature of B₂H₆ treated Si/InP wafer pairs;

FIGS. 15A-15C are diagrams of a forming a bonded structure according to the invention; and

FIGS. 16A-16E are diagrams of a forming a bonded structure according to the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawings, wherein like reference numerals designate identical or corresponding parts throughout the several views, and more particularly to FIG. 1 thereof, FIG. 1 shows method steps of the present invention. In step 100, the substrates are cleaned using, for example, a wet RCA-1 (H₂O+H₂O₂+NH₄OH) solution. Other cleaning methods are possible, such as H₂SO₄+H₂O₂ or dry clean. Following the cleaning step using the RCA-1 solution, the substrates are immersed in step 101 in a hydrofluoric acid aqueous solution such as 1%HF solution to remove the surface thin native oxide layer. Upon removal from the hydrofluoric acid solution, the surfaces of the substrates are modified by creating surface and/or subsurface damage areas by ion implantation or plasma, preferably using boroncontaining ions or boron-containing plasma, in step 102. By subsurface, it is meant at least the layer of atoms below the surface layer. The treatment may approach or reach amorphization to form a thin amorphous layer may be formed in the surface of the substrates. The surface treatment, when using boron, may introduce boron into the substrate surface.

Upon termination of the treatment, the substrates in step 103 are immersed in a dilute hydrofluoric acid aqueous solution such as 1%HF solution to remove the surface thin native oxide layer or any other oxide formed on the surface. Surfaces of the substrates which were treated in step 103 are placed together in step 104 at room temperature in atmosphere and form a room temperature bonded substrate pair. The attached substrate pair is preferably placed inside a low vacuum system, but may also be placed in ambient. The bonded pair is then annealed at low temperatures in step 105. The temperature may be selected to recrystallize the thin amorphous layers formed during the ion implantation or plasma

30

5

10

treatment. Recrystallization may also be carried out in a separate annealing procedure. The wafer bonding method of the present invention achieves high bonding energy near room temperature.

FIGS. 2A-2E show sectional views of the first embodiment of the method according to the invention. In FIG. 2A, a substrate 200, after immersing in the aqueous HF solution, is exposed to a plasma 201. FIG. 2B illustrates wafer 200 after the plasma treatment. The plasma modifies the surface 202 of the wafer to create defect areas and possibly a thin amorphous layer. Subsurface (the layer adjacent the surface) defect areas may also be formed. Surface 202 is drawn with a heavier line to illustrate the defective area or amorphous layer formed by the plasma treatment. The amorphous layer formed is about a few nm or more in thickness. In a preferred case, the plasma is a boron-containing plasma and, most preferably, a B_2H_6 plasma. The position of the B in the surface structure will be described below in connection with FIG. 6.

The wafer is immersed in the aqueous HF solution as described above. Another wafer 203 having a similarly plasma treated surface 204 is placed in contact with wafer 200 with surfaces 202 and 204 directly contacted to form the bonded structure at room temperature in FIG. 2C. The bonded structure is annealed at a low temperature and is then ready for further processing, such as low-temperature annealing, substrate lapping, device formation, etc., or a combination of processes. The process may be continued by plasma-treating the exposed surface 205 of wafer 203 (FIG. 2D) and bonding it to another plasma-treated surface 207 of wafer 206 (FIG. 2E). Any number of substrates may be bonded together.

EXAMPLE

75 mm diameter, 1-10 ohm-cm, p-type Si (100) substrate wafers were used. The wafers were cleaned in a RCA-1 solution, dipped in a 1% hydrofluoric aqueous solution followed by treatment in B₂H₆ plasma for an appropriate time period depending on the plasma system used. Appropriate plasma treatment times have ranged from 30 sec. to 5 min. The B₂H₆ plasma treatment consisted of a mixed gas of 20 sccm of 0.5% B₂H₆/99.5% He and 20 sccm Ar in an inductor coupled plasma (ICP) operating in a reactive ion etch mode with a RF power of 38 W at a pressure of ~5 mTorr. A ~100 V self-biased voltage was generated. This self-bias is the lowest possible self-bias for a stable plasma treatment in the plasma treatment

IPR of U.S. Pat. No. 6,563,133

30

5

10

system used herein. The wafers were then dipped in a diluted 1% HF solution to remove any oxide on the wafer surfaces. The wafers were then placed together without water rinse and bonded in air at room temperature.

The bonded wafer pair was stored in a low vacuum chamber at a vacuum level of about, for example, 700 Pa. The vacuum level is not critical. The bonding energy (specific surface energy) of the bonded pairs was determined by measuring the crack length introduced by inserting a razor blade into the bonding interface to partially separate the two wafers. FIG. 3 shows the room temperature bonding energies as a function of storage time for B₂H₆ plasma-treated hydrophobic bonded silicon wafers. Compared with a typical room temperature bonding energy of ~10-20 mJ/m² for conventional HF-dipped silicon wafer pairs, the bonding energy of ~400 mJ/m² for the B₂H₆ treated pairs is remarkably higher. A few interface bubbles were formed during low vacuum storage at room temperature, which supports the latter explanation that hydrogen released from the bonding interfaces is responsible for the increase of bonding energy at room temperature.

Bonding energy as a function of annealing temperature of B_2H_6 treated, boronimplanted treated, Ar plasma treated, and conventional hydrophobic (HF dipped only) silicon wafer pairs is shown in FIG. 4. It is important to note that for the B_2H_6 plasma treated samples, the bonding energy was ~900 mJ/m² at 150°C and ~1800 mJ/m² at 250°C, and reaches the fracture energy of bulk silicon ~ 2500 mJ/m² at 350°C. For comparison, FIG. 4 also shows the bonding energy as a function of annealing temperature of conventional HF dipped silicon wafer pairs. TEM (Transmission Electron Microscopy) measurements have shown that the expitaxial bonding interface in the Si/Si bonded pairs was realized after 350°C annealing.

A typical example of bonding energy as a function of annealing time at 250°C is shown in FIG. 5. The bonding energy increases quickly with annealing time and is saturated after ~20 h annealing at 250°C. A few bubbles were generated during annealing indicating that the increase in bonding energy is associated with the release of hydrogen at the bonding interface.

The B₂H₆ plasma treatment of present invention places boron not only on the surface but also in subsurface layers due to the self-bias voltage. After the HF dip, in addition to Si-H₂, Si-H and Si-F surface terminations, the B₂H₆ plasma-treated silicon surfaces will

30

5

10

likely be terminated by Si-B:H from top surface boron atoms forming Si-B groups, by Si-B-H groups by boron at the first surface layer, and by Si-H and Si-H₂ groups that have subsurface boron atoms terminated to the silicon atoms, see FIG. 6. The bonding interface between the silicon wafer pair is most likely bridged by HF molecules resulting from the HF dip that can be removed by storage in low vacuum or in ambient at room temperature.

Since B-H complexes are very weakly polarized due to their similar electronegativity, the following reactions at the bonding interface are likely responsible for the increase in bonding energy at room temperature:

$$Si-B:H + H:B-Si \rightarrow Si-B-B-Si + H_2$$
 (2)

$$Si-B-H + H-B-Si \rightarrow Si-B-B-Si + H_2$$
 (3)

The removal of hydrogen terminations on the boron atoms leads to a Si-B-B-Si bridging bond attaching one substrate to another. Moreover, as reported by Kim et al. in Applied Physics Letters 69, 3869 (1996), subsurface boron in the second layer weakens the surface Si-H bond. Hydrogen desorption from the bonding surfaces of B_2H_6 treated silicon wafers can take place at low temperatures resulting in a silicon covalent bond formation across the interface between the substrates as shown by the following reaction:

$$Si-H + H-Si \rightarrow Si-Si + H_2$$
 (4)

The boron-assisted reaction completely depletes hydrogen from the bonding interface at temperatures of 350-400°C which is lower than a 700°C temperature which is required for conventional HF dipped silicon substrate bonding, when no boron is present.

In a second embodiment, an inert gas plasma is used to create the defective area and thin amorphous layer. The third embodiment preferably uses an Ar-only plasma treatment to enhance the bonding energy at low temperatures, also shown in FIG. 4. Method steps for an Ar-only plasma treatment bonding process follow all the steps shown in FIG. 1. After cleaning in RCA1 solution (step 100), silicon wafers are dipped in 1%HF solution to remove the native oxide layer of any other oxide layer (step 101). The wafers are placed in the RIE plasma system and treated with Ar plasma in 30-100 mtorr for 15 seconds to 20 minutes. Ar plasma is generated by applying a RF power from 80-200 W at 13.56 MHz (step 102). The surface self-bias voltage is in the range of 200 V to 400 V. These Ar plasma treated wafers are dipped in 1%HF to remove any surface oxide layer (step 103) and bonded at room

30

5

temperature in air (step 104). After storage in low vacuum for ~20 hrs (step 105), the bonded pairs are annealed. The bonding energy reaches the bulk silicon fracture energy (2500 mJ/m²) at 400°C. The bonding energy enhancement is likely due to that the amorphous layer formed by the Ar plasma treatment readily absorbs the hydrogen released from surface Si-H₂ and Si-H groups that takes place at about 300°C. The amorphous layer at the bonding interface may be recrystallized at low temperatures. Ar-only plasma treatment to enhance low temperature epitaxial-like bonding is especially attractive for applications that requires no monolayers of boron at the bonding interface.

A third embodiment of the present invention (shown in FIG. 7) is to use ion implantation to place boron onto the surfaces of bonding substrates. In step 700, the substrates are covered by a masking layer, preferably an oxide layer. The substrates are cleaned using, for example, a wet RCA-1 solution and dried in step 701. Surfaces of the substrates are implanted with boron using BF₃ as shown in step 702 to place the boron concentration peak at the oxide/silicon interface. As an example, forming an 800 Å thick thermal oxide on silicon wafers, boron implantation at an energy of 20 keV with a dose of $5x10^{14}$ /cm² places boron concentration peak of $6x10^{19}$ /cm² at the oxide/silicon interface. Employing a 6700 Å thick thermal oxide on silicon wafers, boron implantation at an energy of 180 keV with a dose of $5x10^{14}$ /cm² places boron concentration peak of $2.5x10^{19}$ /cm² at the oxide/silicon interface.

Following boron implantation, the substrates in step 703 are immersed in a dilute hydrofluoric acid solution to remove the oxide layer. Surfaces of the substrates which were boron-implanted in step 702 are bonded at room temperature in step 704. The attached pair is preferably placed inside a low vacuum system and annealed in air at low temperature in step 705.

Boron implantation in bonding silicon wafers can achieve the bulk silicon fracture energy at ~400°C. The bonding energy enhancement at room temperature seen with the boron plasma treated wafers is not achieved. Instead, a significant increase in bonding energy is seen at temperatures above than 300°C, as shown in FIG. 4. It is likely that lower boron concentrations on the wafer surfaces for the boron implantation treatment in comparison to the plasma treatment case delays bonding enhancement until higher annealing temperatures are used.

-12-

Released hydrogen shown in equation (4) can build an internal pressure that offsets the bonding strength at the bonding interface. In order to alleviate the internal gas pressure, released hydrogen molecules need to be removed from the interface. The plasma or ion implantation treatment according to the invention induces a defective surface layer towards amorphization providing hydrogen trapping sites. Plasma or ion implantation treatments using other gases containing boron are expected to work as well.

FIGS. 8A-8C show cross sectional views of the third embodiment of the method.

FIGS. 8A-8C show cross sectional views of the third embodiment of the method. Ions 801 are implanted into a wafer 800 having a masking film 805, such as SiO₂, formed on the surface, as shown in step 8A. The masking film 805 allows the energy of the implant to be adjusted so that the peak of the concentration distribution is at the surface of wafer 800. As shown in FIG. 8B, the wafer 800 has a modified surface 802 (shown with heavier line for illustrative purpose only) after removing the masking layer by immersing in an aqueous HF solution, in the case of layer 305 being SiO₂. Another wafer 803 similarly treated with a modified surface 804 is placed in contact with wafer 800 at room temperature. The bonding of the two wafers is allowed to enhance with low-temperature annealing, as discussed above.

A fourth embodiment of the present invention is to use As (arsenic) ion implantation to silicon wafers to form an amorphous layer on the wafer surface. Method steps for an As . ion implantation treatment bonding process follow the steps shown in FIG. 1. After cleaning and removing any oxide layer, As ion implantation is performed at an energy of 180 keV with a dose of 9x10¹⁴/cm². The As doping concentration peak of 8x10¹⁹/cm³ is located at ~1150 Å from the silicon surface. Although this implantation induced a very low As doping on the wafer surface, an amorphous layer with 1650 Å thick was formed as confirmed both by a Monte Carlo simulation and TEM measurement (FIG. 10). The thickness of the amorphous layer can vary and is not limited to the value of this example. For instance, other ions may be implanted to create the amorphous layer. Arsenic is a dopant, and there are applications when it is desired not to dope the substrate so another ion, such as a non-doping ion like Ar, would be chosen.

After an HF dip to remove any oxide on the implanted surfaces, the wafers are bonded at room temperature in ambient conditions. After storage in low vacuum for ~20 h the bonded pairs are annealed in air. The bonding energy as a function of annealing temperature is shown in Fig. 9. The bonding energy reaches the bulk silicon fracture energy (2500 mJ/m²) at 400°C.

30

25

5

10

-13-

30

5

Bonded pairs of the As implanted silicon wafers that were annealed at 900°C to fully recrystallize the amorphous layers before bonding have shown the same bonding energy of ~400 mJ/m² as the conventional HF dipped Si/Si pairs after 400°C annealing. It is clear that as in the Ar plasma treatment case, the amorphous layers rather than As doping at the bonding interface play a key role in enhancing bonding energy at low temperatures.

FIGS. 10-12 show TEM images of the As-implanted substrates, and As-implanted bonded substrate pairs. In FIG. 10, a TEM image of bonding interface between the amorphous silicon layers (a-Si/a-Si) that were formed by As implantation is shown. FIG. 11 shows an HRTEM image of the interface between the amorphous silicon and the crystal silicon substrate (a-Si/c-Si). The amorphous layer is reduced to 100 Å in thickness after annealing for 24 hours at 450°C, as shown in FIG. 12.

The above methods can be applied to other substrate combinations involving materials such as InP, GaAs, Ge, SiC, etc. Using the B_2H_6 plasma treatment process described in the first embodiment to InP/InP epitaxial-like wafer bonding, the bonding energy of the bonded InP/InP pairs reached the (100) InP bulk fracture energy of ~ 600 mJ/m² after annealing at 200°C for 24 h. FIG. 13 shows the bonding energy as a function of annealing temperature of the B_2H_6 treated InP/InP wafer pairs. For comparison, the bonding energy as a function of annealing temperature of conventional HF dipped InP/InP pairs is also shown.

The similar results were obtained for bonding a silicon wafer to an InP wafer. Using the B_2H_6 plasma treatment process described in the first embodiment to Si/InP epitaxial-like wafer bonding, the bonding energy of the bonded Si/InP pairs reached the (100) InP bulk fracture energy of ~ 600 mJ/m² after annealing at 200°C for 24 h. FIG. 14 shows the bonding energy as a function of annealing temperature of the B_2H_6 treated Si/InP wafer pairs. For comparison, the bonding energy as a function of annealing temperature of conventional HF dipped Si/InP pairs is also shown

Two or more wafers having a silicon layer formed on the surface may also be bonded, as shown in FIGS. 15A - 15C. Silicon layer 1502 of substrate 1500 is exposed to plasma 1503 in FIG. 15A. A similarly treated surface 1505 of wafer 1504 is placed in contact with surface 1502 and bonded (FIG. 15B). Surface 1505 may also be ion-implanted. The exposed surface of substrate 1504 may also be exposed to a plasma and bonded with treated surface 1507 of wafer 1506 to form a three-substrate bonded structure, as shown in FIG. 15C. These

30

5

10

wafers may be processed wafers having devices and/or circuits formed therein with the silicon layer formed after device and/or circuit formation. The silicon layer should be planar, and may be planarized using techniques such as CMP. The silicon layer is treated using a plasma or ion-implantation, as discussed above. This structure preferably used the boroncontaining plasma or boron implantation. Also, unique device structures such as doublesided power diodes, pin photodiodes and avalanche photodiodes may be realized. While the above embodiments are directed to substrates, it should be understood that a substrate may be of varying thickness. In other words, thin substrates may be bonded to other substrates, or bonded with two substrates to be between the substrates. A bonded substrate may also be thinned to a desired thickness by lapping or polishing, as discussed above. FIGS. 16A-16E illustrate this. The surface of substrate 1600 is exposed to plasma 1601 to form treated surface 1602 (FIGS. 16A and 16B). Surface 1602 has a surface defect region and may be amorphized. Another substrate 1603 with a treated surface 1604 is bonded to surface 1602 (FIG. 16B). In FIG. 16C, a portion of substrate 1603 is removed by lapping, polishing, etc. to leave portion 1605 with surface 1606. Surface 1606 may then be exposed to a plasma (FIG. 16D) and another wafer 1607 with treated surface 1608 may be bonded to surface 1606 (FIG. 16E). Unique structures where different materials of desired thicknesses may be bonded and formed according to the invention.

Some advantages of the wafer-bonding process of the present invention are that the process utilizes manufacturable steps which bond wafers at room temperature in ambient air and annealed at temperatures no higher than 450°C to reach an epitaxial-like bond. Preamnealing at elevated temperatures, external pressure, or high vacuum to achieve a high bonding energy are not required. The process uses common RIE plasma treatments or ion implantation that are economic, convenient and easy to implement.

In addition to the epitaxial-like wafer bonding for materials combination for preparing advanced devices such as pin and avalanche photodiodes, the process shown here can have applications in bonding unique device structures such as bonding back sides of two fully processed power devices to form double-sided power devices, can allow the device layer transfer onto carrier substrates with an epitaxial-like interface, and can be used to transfer device layers to more thermally conductive materials thus enhancing thermal management.

-15-

Numerous other modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the present invention may be practiced otherwise than as specifically described herein.

10

25

30

WHAT IS CLAIMED AS NEW AND DESIRED TO BE SECURED BY LETTERS PATENTS OF THE UNITED STATES IS:

1. A method for bonding first and second substrates, comprising:

preparing substantially oxide-free first and second surfaces of respective first and second substrates;

creating a surface defect region in each of said first and second surfaces; and bonding said first and second surfaces.

2. A method as recited in claim 1, wherein said creating step comprises:

forming an amorphous layer about a few nm or more in thickness in each of said first and second surfaces.

3. A method as recited in claim 2, comprising: forming said amorphous layer using one of ion implantation and plasma treatment.

4. A method as recited in claim/3, comprising: forming said amorphous layer using As implantation.

5. A method as recited in claim 2, comprising: forming said amorphous layer using a boron-containing plasma.

6. A method as recited in claim 5, comprising: forming said amorphous layer using a B₂H₆ plasma.

7. A method at redited in claim 2, comprising: forming said amorphous layer using an inert gas plasma.

8. A method as recited in claim 7, comprising: forming said amorphous layer using an Ar plasma.

9. A method as recited in claim 2, comprising:

annealing said bonded first and second surfaces at a temperature in the range of about 250-450°C.

10. A method as recited in claim 9, comprising:
recrystallizing a substantial portion of said amorphous layers in said first and second surfaces.

11. A method/as recited in claim 2, comprising:

-17-

	annealing said bonded first and second surfages at a temperature not exceeding about
	350°C.
	12. A method as recited in claim 1, wherein said creating step comprises:
	plasma treating said first and second surfaces using a boron-containing plasma.
5	13. A method as recited in claim 12, comprising:
	forming monolayers of boron on said first and second surfaces.
	14. A method as recited in claim 12, comprising:
	doping said first and second surface with boron.
	15. A method as recited in claim 1/comprising:
10	bonding said first and second surfaces at room temperature.
"	16. A method as recited in claim 15, comprising:
en Te në	annealing said bonded first and second surfaces at a temperature in the range of about
irs 67 18 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	250-450°C.
	17. A method as recited in claim 1, comprising:
15	forming said defect region using one of ion implantation and plasma treatment.
	18. A method as recited in plaim 1, comprising:
	forming said defect region using As implantation.
	19. A method as resited in claim 1, comprising:
	forming said defect region using a boron-containing plasma.
20	20. A method as recited in claim 19, comprising:
	forming said defect region using a B ₂ H ₆ plasma.
	21. A method as recited in claim 1, comprising:
	forming said defect region using an inert gas plasma.
	22. A method as recited in claim 21, comprising:
25	forming said defect region using an Ar plasma.
	23. A method as recited in claim 1, comprising:
•	preparing substantially oxide-free first and second surfaces of respective first and
	second substrates made of one of Si, InP, SiC, Ge and GaAs.
	24. A method as recited in claim 1, comprising:

preparing a substantially oxide-free silicon substrate having said first surface; and

30

5

preparing a substantially oxide-free substrate made of one of InP, SiC, Ge and GaAs having said second surface.

25. A method as recited in claim 1, comprising:

forming a layer of a desired thickness said first surface;

ion implanting said first surface through said layer to create said surface defect region in said first substrate; and

creating said surface defect region in said second substrate using one of ion implantation and plasma treatment.

26. A method as recited in claim 1, comprising:

creating said surface defect region in said first substrate using plasma treatment; and creating said surface defect region in said second substrate using one of ion implantation and plasma treatment.

27. A method as recited in claim 1, comprising:

forming a silicon layer on a substrate containing a first active device as said first substrate; and

forming a silicon layer on a substrate containing a second active device as said second substrate.

28. A method as regited in claim 1, comprising:

immersing said first and second substrates in a first oxide etching solution before said creating step; and

immersing said first and second substrates in a second oxide etching solution after said creating step.

29. A method as recited in claim 28, comprising:

cleaning said first and second substrates before immersing said substrates in said first oxide etching solution.

- 30. A method as recited in claim 29, wherein said cleaning step comprises cleaning said first and second substrates in an RCA-1 solution.
 - 31. A method as recited in claim 1, comprising:

forming at least one of boron-boron and Si covalent bonds between said first and second substrates.

32. A method as recited in claim 1, further comprising:

30

5

placing the bonded pair of substrates under vacuum.

- 33. A method as recited in claim 1, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC.
 - 34. A method as recited in claim 1, compfising:

creating a surface defect region in an exposed surface of said bonded pair of substrates and in a third surface of a third wafer; and

bonding said third surface to said exposed surface.

- 35. A method as recited in claim 1, comprising: maintaining said bonded pair at room temperature; and obtaining a bond strength of at least about 400 mJ/m².
- 36. A method as recited in claim/1, comprising: maintaining said bonded pair at a temperature no more than about 400°C; and obtaining a bond strength of at/least about 1500 mJ/m².
- 37. A method as recited in claim 36, comprising: obtaining a bond strength of at least about 2500 mJ/m².
- *38. A method for bonding first and second substrates, comprising:

forming a surface layer on respective first and second surfaces each of said first and second substrates;

ion implanting an impurity into said first and second substrates with a peak concentration of said impurity located at approximately respective interfaces between said first and second surfaces and said surface layer;

removing said surface layer from each of said first and second substrates; and bonding said first and second surfaces.

- 39. A method as recited in claim 38, wherein said ion implanting step comprises: forming a thin amorphous layer in each of said first and second surfaces.
- 40. A method as recited in claim 38, comprising: forming said amorphous layer using B implantation.
- 41. A method as recited in claim 38, comprising:
 annealing said bonded first and second surfaces at a temperature in the range of about 250-450°C.
 - 42. A method as recited in claim 38, comprising:

-20-

10

recrystallizing a substantial portion of said amorphous layers in said first and second surfaces.

43. A method as recited in claim 38, comprising:

forming a surface defect region in each of said first and second surfaces.

A bonded structure, comprising:

a first substrate having a first surface, a first amorphous layer formed in said first surface; and

a second substrate having a second surface, a second amorphous layer formed in said second surface;

said first surface being bonded to said second surface to form a bonded pair of substrates.

45. A structure as recited in claim 44, comprising:

one of said first and second substrates of said bonded pair having a third surface, said third surface having an amorphous layer;

a third substrate having a fourth surface, a fourth amorphous layer formed in said fourth surface; and

said third surface bonded to said fourth surface.

46. A structure as recited in claim 44, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC.

4. 47. A structure as recited in claim 44, wherein: said first and second substrates each comprises a silicon substrate; and said first and second surfaces each comprises a silicon surface.

48. A structure as recited in claim 44, wherein:

said first and second substrates comprise respective first and second semiconductor

said first surface comprises a substantially planar surface of a first silicon layer formed on said first device; and

said second surface comprises a substantially planar surface of a second silicon layer formed on said second device.

 $(\rho \cdot 4)$. A structure as recited in claim 4, wherein:

30

5

10

said first surface comprises a first silicon surface exposed to a boron-containing plasma; and

said second surface comprises a second silicon surface exposed to a boron-containing plasma.

50. A structure as recited in claim 44, wherein:

said first surface comprises a first silicon surface exposed to an inert gas plasma; and said second surface comprises a second silicon surface exposed to an inert gas plasma.

51. A structure as recited in claim 44, wherein: said first surface comprises a first silicon surface implanted with boron; and said second surface comprises a second silicon surface implanted with boron.

8. 52. A structure as recited in claim 44, wherein:
said first surface comprises a first silicon surface implanted with arsenic; and
said second surface comprises a second silicon surface implanted with arsenic.

Q. 5b. A structure as recited in claim 4, comprising:

at least one of boron-boron and Si covalent bonds formed between said first and second substrates.

54. A bonded structure, comprising:

a first substrate having an amorphized first surface and containing boron; a second substrate having an amorphized second surface and containing boron; and said first surface being bonded to said second surface to form a bonded pair of substrates.

55. A structure as recited in claim 54, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge, SiC

136. A structure as recited in claim 54, wherein:

said first surface comprises a first silicon surface exposed to a boron-containing plasma; and

said second surface comprises a second silicon surface exposed to a boron-containing plasma.

16. 57. A structure as recited in claim 57, wherein: said first surface comprises a first silicon surface implanted with boron; and said second surface comprises a second silicon surface implanted with boron.

58. A structure as recited in claim 54, comprising:
forming at least one of boron-boron and Si covalent bonds between said first and

second substrates.

5

add 67>


10

ABSTRACT OF THE DISCLOSURE

A process for bonding oxide-free silicon substrate pairs and other substrates at low temperature. This process involves modifying the surface of the silicon wafers to create defect regions, for example by plasma-treating the surface to be bonded with a or boron-containing plasmas such as a B₂H₆ plasma. The surface defect regions may also be created by ion implantation, preferably using boron. The surfaces may also be amorphized. The treated surfaces are placed together, thus forming an attached pair at room temperature in ambient air. The bonding energy reaches approximately 400 mJ/m² at room temperature, 900 mJ/m² at 150°C, and 1800 mJ/m² at 250°C. The bulk silicon fracture energy of 2500 mJ/m² was achieved after annealing at 350-400°C. The release of hydrogen from B-H complexes and the subsequent absorption of the hydrogen by the plasma induced modified layers on the bonding surfaces at low temperature is most likely responsible for the enhanced bonding energy.

AS OR

BEST COPY




Convertionally => epotermet - burley

Page 2 to Smut-cut-method = > Hatoms one make ted and a Si wayle,
for method significants

Si-H + H-si -0 si-si +tz.


annealing to release Hadom, form 51 and make 5.-5. 6 and
at Temp 1700°C.

Prulian: develope a low to say a sent of the water bearing the




公司 衛門外衛衛門 英色野的病官鄉等或官門各一人

OBLON ET AL (703) 413-3000 DOCKET # 2025-0180-20 SHEET <u>3</u> OF <u>11</u>




F16.3



F16: 4





F16.5

F16.6







FIGURE 7







F16. 9



F15.10




F16.11




F16.12






F16, 13



F16.14



1600 /

J

m

L

RTI

2002

Beclaration, Power Of Attorney and Petition

Page 1 of X 2

WE (I) the undersigned inventor(s), hereby declare(s) that:

My residence, post office address and citizenship are as stated below next to my name,

We (I) believe that we are (I am) the original, first, and joint (sole) inventor(s) of the subject matter which is claimed and for which a patent is sought on the invention entitled

We (I) hereby state that we (I) have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

We (I) acknowledge the duty to disclose information known to be material to the parentability of this application as defined in Section 1.56 of Title 37 Code of Federal Regulations.

We (I) hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed. Prior Foreign Application(s)

Application No.	Country	Day/Month/Year	Priority Claimed	
			□ Yes	□ No
			☐ Yes	□ No
			□ Yes	□No
			□ Yes	□No

1/96

/09/00 10:	39	25 '9	195416	5515		RTI					_		
ttorney Doci	ket N	0.;	20	180-20)								
													se 2 of clarati
We (I) her application(s)				fir under T	itle 35, Ui	nited State	Code,	§ 119(e)	of an	y Unit	ed Sta	tes pro	visior
			(Applic	ation Nun	nber)		(F	iling Dat	te)		-		
		-	(Applic	ation Nun	nber)		(F	iling Da	te)	***	-		
in the many information filing date of Applica	which the pri	is mai ior ap	terial to	patentabi	lity as defi national o	ined in 37 r PCT Int	CFR.§	1.56 whi	ch be date	came a of this atus (p	vailah applic endin	le berw ation. g, pate	reen (
	ition S	erial	No.		Filing	Date				a.	bando	med) 	
And we (1) McClelland, D. Kelly, Reg T. Pous, Rcg. Lavalleye, Re	hereby Reg. N z. No. 2 . No. 2	7 appo (o. 21, 27,757 9,099; 31,45	oint: No 124; Gr 7; James ; Charle 1; Stepl	regory J. M D. Hamil es L. Gholz hen G. Bax	Oblon, Reg Iaier, Reg. I ton, Reg. I c, Reg. No. ner, Reg. 1	g. No. 24,6 No. 25,59 No. 28,421 - 26,395; W No. 32,884	9; Arthi ; Eckha /illiam I ; Richar	ir L. Neu rd H. Ki L. Beaum d L. Tre	istadt iester iont, anor,	Reg.), Reg., Reg. N	No. 24 No. 24 No. 2 No. 30,	4,9:13; (4,854; I 28,870; 996; Je: ,379; St	Richa Robe an-Pa even
And we (1) McClelland, D. Kelly, Reg T. Pous, Rcg.	hereby Reg. No. 2 No. 2 eg. No. Reg. No. No. 3 No. 3 Reg. 1 ys, with	7 appo fo. 21, 27,757 9,099; 31,45 fo. 32,1 o. 30,0 35,299 37,628 No. 37 h full- ent Of sent t	pint: No. 124; Gr 7; James 1; Stepl 829; Jol 11; Ca 2; J. Der 3; Jeffre 7,182; B powers fice cor to the f	regory J. Mamiles L. Gholzen G. Bax in T. Gool rel E. Schlie rek Mason y B. McIni radley D. I of substitu- inected the irm of OB	Oblon, Reg. Isier, Reg. Iton, Reg. No. Ter, Reg. No. Ter, Reg. No. Ter, Reg. No. Tyre, Reg. Lytle, Reg	g. No. 24,6 No. 25,59 No. 28,421 - 26,395; W No. 32,884 eg. No. 26, o. 34,426; . 35,270; S No. 36,865 . No. 40,0 revocation ad we (I) h	9; Arthu; Eckhar, Eckhar, Iliam I; Richar, I42; Richar, Iames J. Jurinder, Willia 73; and 1; to prosected to the control of th	ir I. Neurd H. Kit. Beaum d L. Trechard L. Kulbasi Sachar, m T. En Michael secute the AND, 1	istadt iester nont, anor, Chin ki, Reg. Reg. ios, R R. C iis appliat all MAII	Reg. I , Reg. No. 3 eg. No. 3 eg. No. 3 eg. No. asey, F olication	No. 24 No. 24 No. 30, No. 36, No. 34,64 4,423; 33,1 Leg. Non and pondo NEUS	4,9.13; C 4,854; I 28,870; 996; Jes ,379; St 34,305; 18; Ried Cirrist 28; Mice to transence re- ir A.D.T	Richa Robe an-Pa even Steven tina l dhael 94; o mact gardi , P.C
And we (I) McClelland, D. Kelly, Reg. T. Pous, Rcg. Lavalleye, Re Weihrouch, I E. Lipman, F Neifeld, Reg. Gadiano, Reg. McCabe, Jr., (my) attorne business in th	hereby Reg. No. 2 No. 2 g. No. 3 Reg. No. 3 g. No. 3 g. No. 3 hys, with the Pate tion be Office A	7 appo 10. 21, 27,757 9,099; 31,45 10. 32,0 10. 37,628 No. 37 In full sent to Address at all on and of Titl fa	oint: No. 124; Gr. 2; James; Charles 1; Stepl 829; Joh 011; Ca 3; Jeffre 7,182; B powers fice cor to the fess is: F statement lse state tle 18 o	regory J. M. D. Hamiles L. Gholzen G. Baxen T. Gooler F. Schlierek Mason y B. McIntradley D. I of substituted the irm of OB ourth Florents made are believed the Unite	Oblon, Register, Reg. No. Reg. No. Reg. No. Reg. No. Reg. No. Per, Reg. No. Perewith; are LON, SPor, 1755 Jetherein of the like sed States C	g. No. 24,6 No. 25,59 No. 28,421 26,395; W No. 32,884 eg. No. 26, o. 34,426; . No. 36,865 . No. 40,0 revocation ad we (I) h IVAK, Mo efferson De our (my) of the made ar Code and t	9; Arthor; Eckhar, Fichar I, Richar I, Richar I, William I, to prosect ELL avis Higown known kno	ir I. Neurd H. Killer L. Beaum d L. Trechard L. Kulbasi Sachar, m T. En Michael secute the AND, I hway, A weledge at these table by	istadt iester iont, anor, Chin ki, Reg. ios, R R. C is applat all MAII are to state: fine	Reg. I , Reg. No. 3 eg. no. 4 eg. no	No. 24 No. 24 No. 26 No. 36 No. 36 No. 34,64 4,423 No. 33,1 No. 10 No. 1	4,913; (4,854; I 28,870; 996; Jes 379; St 34,305; 18; Rich Christ 28; Mich to transence re- iTADT a 21202 all stat macke with the control of the macket with the control of the control macket with the control of the c	Richal Robe an-Pa even Steven stina I diael 94; o usact gardi T. P.C emer vith to or bot
And we (I) McClelland, D. Kelly, Reg T. Pous, Rcg. Lavalleye, Re Weihrouch, I E. Lipman, F Neifeld, Reg. Gadiano, Reg McCabe, Jr., (my) attorned business in the this application whose Post (I) We (I) decomade on information in the knowledge that the validity of Qin—Yi	hereby Reg. No. 2. No. 2. No. 3. Reg. No. 3. Reg. No. 3. Reg. No. 3. Reg. 1. ys, with the Pate tion be Define the formation of the a	7 appo fo. 21, 27,757 9,099; 31,45 60, 32,1 60, 37,628 No. 37 h full- mt Of sent t Addre at all- on ano lful fa of Tin applies	pint: No. 124; Gr 7; James 7; Charles 1; Stepl 829; Jol 11; Ca 13; J. Dei 182; B 183; Jeffre 183; Jeffre 184; B 185; Jeffre 1	regory J. M. D. Hamiles L. Gholzen G. Bax in T. Gool of F. Schlierek Mason y B. McIngradley D. I of substituted the irm of OB ourth Florents made are believed ments and fithe Uniterary pater	Oblon, Register, Reg. No. Reg. No. Reg. No. Reg. No. Reg. No. Per, Reg. No. Perewith; are LON, SPor, 1755 Jetherein of the like sed States C	g. No. 24,6 No. 25,59 No. 28,421 26,395; W No. 32,884 eg. No. 26, o. 34,426; d. 35,270; S No. 36,865 d. No. 40,0 revocation and we (I) h IVAK, Mo efferson Do our (my) of the made ar Code and the	9; Arthu; Eckhar, Eckhar, Illiam I, Richar, I42; Richar, William I, William I, to prosect ELL avis Higown known kn	ir I. Neurd H. Killer H. Kulbasi Sachar, m T. En Michael secute the equest the AND, I hway, A willedge at these table by a willful	istadt iester iont, anor, Chin ki, Reg. ios, R R. C is applat all MAII Arling are to state: fine false	Reg. I , Reg. I s, Reg. I Reg. I n, Reg g. No. 3 eg. No. asey, F clication corres iR & I ton, V	No. 24 No. 26 No. 30, No. 36, No. 34,64 4,423; 33,1 teg. No pondo NEUS irginis that were risons ents n	4,913; C 4,854; I 28,870; 996; Je 379; St 34,305; 48; Riel Cirrist 28; Mic o. 40,2 to transence re- it ADT a 22202 all stat made we ment, on	Richa Robe an-Pa even Stev hard tina I diael 94; o sact gardi T. P.C emer with to or bot
And we (I) McClelland, D. Kelly, Reg T. Pous, Rcg. Lavalleye, Re Weihrouch, I E. Lipman, F Neifeld, Reg. Gadiano, Reg McCabe, Jr., (my) attorne; business in th this applicati whose Post (I) dec. made on info knowledge th under Section the validity of	hereby Reg. No. 2. No. 2. No. 3. Reg. No. 3. Reg. No. 3. Reg. No. 3. Reg. 1. ys, with the Pate tion be Define the formation of the a	7 appo fo. 21, 27,757 9,099; 31,45 60, 32,1 60, 37,628 No. 37 h full- mt Of sent t Addre at all- on ano lful fa of Tin applies	pint: No. 124; Gr 7; James 7; Charles 1; Stepl 829; Jol 11; Ca 13; J. Dei 182; B 183; Jeffre 183; Jeffre 184; B 185; Jeffre 1	regory J. M. D. Hamiles L. Gholzen G. Bax in T. Gool of F. Schlierek Mason y B. McIngradley D. I of substituted the irm of OB ourth Florents made are believed ments and fithe Uniterary pater	Oblon, Register, Reg. No. Reg. No. Reg. No. Reg. No. Reg. No. Per, Reg. No. Perewith; are LON, SPor, 1755 Jetherein of the like sed States C	g. No. 24,6 No. 25,59 No. 28,421 26,395; W No. 32,884 eg. No. 26, o. 34,426; d. 35,270; S No. 36,865 d. No. 40,0 revocation and we (I) h IVAK, Mo efferson Do our (my) of the made ar Code and the	9; Arthu; Eckhar, Filliam I; Richar I42; Richar I42; Richar I42; William I; William II; Wi	ir I. Neurd H. Killer H. Kulbasi Sachar, m T. En Michael secute the equest the AND, I hway, A willedge at these table by a willful	istadit iester iont, anor, Chin ki, Re Reg. ios, R R. C iis app at all MAII rling are to state: fine false	Reg. No. 3 eg. N	No. 24 No. 24 No. 26 No. 30, No. 34,64 4,423; 33,1 deg. No. 10 pondo NEUS irgini: that were: risoni ents no.	4,913; (4,854; I 28,870; 996; Jes, 379; St 34,305; Rick (Christ 28; Mick to transence re- tra.DT a 22202 all stat macke we ment, on anay jeo	Richa Robe an-Pa even Stev hard tina I diael 94; o sact gardi T. P.C emer with to or bot
And we (I) McClelland, D. Kelly, Reg T. Pous, Rcg. Lavalleye, Re Weihrouch, I E. Lipman, F Neifeld, Reg. Gadiano, Reg McCabe, Jr., (my) attorned business in the this application whose Post (I) We (I) decomade on information in the knowledge that the validity of Qin—Yi	hereby Reg. No. 2. No. 2. No. 3. Reg. No. 3. Reg. No. 3. Reg. No. 3. Reg. 1. ys, with the Pate tion be Define the formation of the a	7 appo fo. 21, 27,757 9,099; 31,45 60, 32,1 60, 37,628 No. 37 h full- mt Of sent t Addre at all- on ano lful fa of Tin applies	pint: No. 124; Gr 7; James 7; Charles 1; Stepl 829; Jol 11; Ca 13; J. Dei 182; B 183; Jeffre 183; Jeffre 184; B 185; Jeffre 1	regory J. M. D. Hamiles L. Gholzen G. Bax in T. Gool of F. Schlierek Mason y B. McIngradley D. I of substituted the irm of OB ourth Florents made are believed ments and fithe Uniterary pater	Oblon, Register, Reg. No. Reg. No. Reg. No. Reg. No. Reg. No. Per, Reg. No. Perewith; are LON, SPor, 1755 Jetherein of the like sed States C	g. No. 24,6 No. 25,59 No. 28,421 26,395; W No. 32,884 g. No. 26, o. 34,426; o. 35,270; S No. 36,865; No. 40,0 revocation ad we (I) h IVAK, Mo efferson D our (my) o nue; and fu so made ar Code and t chereon. Resid	9; Arthu; Eckhar, Fichar II; Richar II; Richar II42; Richar II42; Richar II42; William II; William II; William II; William III; William	ar I. Neurd H. Katel. Beaum d L. Trechard L. Kulbasi. Sachar, m T. En Michael secute the equest the AND, I hway, A willful 3511	stadt iester iont, anor, Chin ki, Reg. ios, R R. C is applat all MAII crling are to state: fine false	Reg. No. 3 eg. N	No. 24 No. 24 No. 26 No. 30, No. 34,64 4,423; 33,1 deg. No. 10 pondo NEUS irgini: that were: risoni ents no.	4,913; (4,854; I 28,870; 996; Jes, 379; St 34,305; Rick (Christ 28; Mick to transence re- tra.DT a 22202 all stat macke we ment, on anay jeo	Richal Robe an-Pa even Steven Steven tina I chael 94; o usact gardi C. P.C.

TSMC1002 IPR of U.S. Pat. No. 6,563,133 1/00

Date

OBI SPIVAK ET AL

OBLON.	SPIVAK,	McCIELLAND,	MAIER	&	NEUSTADT.	P	.C.
--------	---------	-------------	-------	---	-----------	---	-----

Applicant or Patentee:	Qin-Yi Tong		
Scrial or Patent No.: N	ew Application	Atty. Dkt. No. 20	025-0180-20
iled or lesued: Her	ewith		PERATURE AND BONDED STRUCTUR
or: "A METHOD OF E	PITAXIAL-LIKE WAFE	R BONDING AT LOW TENE	PERATURE AND BONDED STRUCTUR
		ition) Claiming Small)) - Nonprofit Organi	
	m an official empowere	d to act on behalf of the nor	oprofit organization identified
celow:	UB 5787.187	n mbylnete theminite	
NAME OF ORGAN	JIZATION RESEARCH	H TRIANGLE INSTITUTE	riangle Park
ADDRESS OF OR	GANIZATION P.U. M	Carolina 77709	TAUNTA LALK
TYPE OF ORGAN		Cardiina 2//03	
		ON OF HIGHER EDUCAT	TON.
() NONDECTIE	COLDITION OF FOLK	VENUE SERVICE CODE (.	26 USC 501(a) and 501(c) (3)) TE OF STATE OF THE UNIT-
		A HONAL UNDER STATE	TEOF STATE OF THE UNIT-
ED STATES (JF AMEHICA		•
(NAME OF STA	STATUTE		_
(CITATION OF	SIAIUIE	INDER INTERNAL DEVEN)
[] WUULDUOA	(LIFT AS LAX EXEMPL)	N THE UNITED STATES C	ACE SENATOE CODE (50 000
			IONAL UNDER STATUTE OF
			ED IN THE UNITED STATES
OF AMERICA		IF AMERICA IF LOCATE	D IN THE UNITED STATES
ALAME OF STA	` Te		•
CITATION OF	STATUTE		aș a nonprofit organization as
hashy docines that the	e poperation	internation above subline	as a gonorofit organization as
intrody decider met mi	to number of navior	reduced fear under section	est nonprojet organization es est les est les est Title 96. Les issis
Protes Carle with redea	d to the investion entitle	A METHOD OF EFIT	ATIAL-LIKE WAFER
BONDING AT LOW TEM	PERATURE AND BONDE	n structure"	41(a) or (b) of Title 35, United AXIAL-LIKE WAFER by invertor(s)
			described in
fresh the specificati	inn fliad herewith		0650/1360 III
() application so	rist no perentiti	River	
() nateni no		issuad	
hereby déclare that rights ut	nder contract or law have been	conveyed to and remain with the	nontrolit organization with regard to
he above identified invention	η.		
nventian is listed helow" and imall business sendern under Kympy in indragness of (b) 6. I concern or organization havi	f no rights to the invention are ir 37 GFR 1.9(a) or by any cond tion under 37 GFR 1.9(e). "NO ng rights to the invention ave	held by any parson, other than thesen which would not qualify as a s TE: Soparate varified statements a rring to their status as small entit	n or organization having rights to the e inventor, who could not qualify at a small ousiness concern under 37 CFR are required from each named person, iee, (37 CFR 1,27)
			ONPROPIT ORGANIZATION
ADDRESS	() SMALL BUSINE		ONPROFIT ORGANIZATION
ADDRESS			ONPROFIT ORGANIZATION
ADDRESS	() SMALL BUSINE	ESS CONCERN () N	
ADDRESS	() SMALL BUSINE	ESS CONCERN () N	ONPROFIT ORGANIZATION
ADDRESS () INDIVIDUAL NAME ADDRESS () INDIVIDUAL I acknowledge the duty to file small entity status prior to pay which status as a small entity	() SMALL BUSINE () SMALL BUSINE In this application or patent ying, or at the time of paying, by it no longer appropriate, (37)	ESS CONCERN () N ESS CONCERN () N In notification of any change in sta the earliest of the issue tae or any of CFR 1,29(b)	ONPROFIT ORGANIZATION stus resulting in loss of antitlement to maintenance fee due after the date on
ADDRESS () INDIVIDUAL NAME ADDRESS () INDIVIDUAL acknowledge the duty to file times entity status prior to pay which status as a small entity thereby declare that all state lifes on made are emishable be willful false statements may je	() SMALL BUSINE () SMALL BUSINE 8. In this application or patent ying, or at the time of paying, to yia no longer appropriate, (37 ments made herein of my own and further that these atateme y fine or imprisonment, or both toparaize the validity of the app	ESS CONCERN () N ESS CONCERN () N Indiffication of any change in state or any of the issue fae or any of the issue of the issue fae or any of the is	ONPROFIT ORGANIZATION atus resulting in loss of entitlement to
ADDRESS () INDIVIDUAL NAME ADDRESS () INDIVIDUAL I acknowledge the duty to file aman entity status prior to pay which status as a small entity I nereby declare that all state belief are balleyed to be true; like so made are punishable by	() SMALL BUSINE () SMALL BUSINE In this application or patent ying, or at the time of paying, to yia no longer appropriate, (37 iments made herein of my own and further that these atateme y fine or imprisonment, or both topardize the validity of the app	ESS CONCERN () N ESS CONCERN () N Indiffication of any change in state earliest of the issue fae or any to CFR 1.29(b)) In knowledge are true and that all ents were made with the knowledge are true and that all prication, any patent issuing there	ONPROFIT ORGANIZATION state resulting in loss of entitlement to maintenance fee due after the date on statements made on information and go that whitbul folso statements and the the United States Gode, and that such on, or any patent to which this verified
ADDRESS () INDIVIDUAL NAME ADDRESS () INDIVIDUAL I acknowledge the duty to file small entity status prior to pay which status as a small entity I hereby declare that all state belief are believed to he true; like so made are punishable bi- willful false statements may je statement is directed. NAME OF PERSON SIG TITLE IN ORGANIZAT	() SMALL BUSINE () SMALL BUSINE In this application or patent ying, or at the time of paying, to yia no longer appropriate, (37) Iments made herein of my own and further that these statement yine or imprisonment, or both topardize the validity of the application Sentiar Par	SS CONCERN () N SS CONCERN () N notification of any change in state earliest of the issue fae or any to CFR 1.29(b)) In knowledge are true and that all the earliest earlies with the knowledge are true and that all the price of the earliest earliest of the earliest earliest on, any patentiasuring there are a Licensing Officering Officeri	ONPROFIT ORGANIZATION attis resulting in loss of entitlement to maintenance fee due after the date on statements made on information and go that whitful foliopatatoments and the the United States Code, and that such on, or any patent to which this verified car
ADDRESS () INDIVIDUAL NAME ADDRESS () INDIVIDUAL I acknowledge the duty to file small entity status prior to pay which status as a small entity I hereby declare that all state belief are believed to he true; like so made are punishable bi- willful false statements may je statement is directed. NAME OF PERSON SIG TITLE IN ORGANIZAT	() SMALL BUSINE () SMALL BUSINE 9. In this application or patent ying, or at the time of paying, to ying for any own and further that these attaces and for more application. Senior Pat USIGNING 3040 Com	SS CONCERN () N SS CONCERN () N notification of any change in state or any of the issue tae of the issue of	ONPROFIT ORGANIZATION attis resulting in loss of entitlement to maintenance fee due after the date on statements made on information and gother whitful false statements and the the United States Code, and that such on, or any patent to which this verified cer ox 12194
ADDRESS () INDIVIDUAL NAME ADDRESS () INDIVIDUAL I acknowledge the duty to file small entity status prior to pay which status as a small entity I hereby declare that all state belief are believed to he true; like so made are punishable bi- willful false statements may je statement is directed. NAME OF PERSON SIG TITLE IN ORGANIZAT	() SMALL BUSINE () SMALL BUSINE 9. In this application or patent ying, or at the time of paying, to ying for any own and further that these attaces and for more application. Senior Pat USIGNING 3040 Com	SS CONCERN () N SS CONCERN () N notification of any change in state or any in CFR 1.29(b)) or to where made with the how-lode in undersection 1001 of Title 18 of prication, any patent issuing there and & Licensing Officery in any location. The location of the line of	ONPROFIT ORGANIZATION attis resulting in loss of entitlement to maintenance fee due after the date on statements made on information and gother whitful false statements and the the United States Code, and that such on, or any patent to which this verified cer ox 12194

4/89

Transaction History Date 2000-12-12

Date information retrieved from USPTO Patent
Application Information Retrieval (PAIR)
system records at www.uspts.gov



UNITED STATE DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. 09/635.272 08/09/00 TONG Θ 2025-0180-20 **EXAMINER** 022850 MMC1/1212 OBLON SPIVAK MCCLELLAND MAJER & NEUSTAD) ZARNEKE, D FOURTH FLOOR ART UNIT PAFIER NUMBER 1755 JEFFERSON DAVIS HIGHWAY ARLINGTON VA 22202 2812 DATE MAILED: 12/12/00

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

PTO-90C (Rev. 2/95)
*U.S. GPO: 2000-473-000/44602

1- File Copy

	Application No.	Applicant(s)
Office Action Summary	09/635,272	TONG, QIN-YI
Office Action Summary	Examiner	Art Unit
	David A. Zarneke	2812
The MAILING DATE of this communication appe Period for Reply	ears on the cover sheet with	the correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36 (a). In no event, however, may a re y within the statutory minimum of thirty will apply and will expire SIX (6) MONT , cause the application to become AB	eply be timely filed r (30) days will be considered timely: (HS from the mailing date of this communication. ANDONED (35 U.S.C. § 133).
1) Responsive to communication(s) filed on		
2a) ☐ This action is FINAL. 2b) ☐ Th	is action is non-final.	
3) Since this application is in condition for allows closed in accordance with the practice under	ance except for formal matt Ex parte Quayle, 1935 C.D	ters, prosecution as to the merits is 0. 11, 453 O.G. 213.
Disposition of Claims		
4)⊠ Claim(s) <u>1-58</u> is/are pending in the application	1.	
4a) Of the above claim(s) is/are withdraw	wn from consideration.	
5) Claim(s) is/are allowed.		
6) Claim(s) is/are rejected.		•
7) Claim(s) is/are objected to.		
8)⊠ Claims <u>1-58</u> are subject to restriction and/or €	election requirement.	
Application Papers		
9) The specification is objected to by the Examine	er.	
10) The drawing(s) filed on is/are objected t	o by the Examiner.	
11) The proposed drawing correction filed on	_ is: a) ☐ approved b) ☐	disapproved.
12) The oath or declaration is objected to by the Ex	xaminer.	
Priority under 35 U.S.C. § 119	·	
13) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. §	: 119(a)-(d).
a) ☐ All b) ☐ Some * c) ☐ None of:		
1. Certified copies of the priority documents	s have been received.	
2. Certified copies of the priority documents	s have been received in Ap	oplication No
 3. Copies of the certified copies of the prior application from the International Bu * See the attached detailed Office action for a list 	reau (PCT Rule 17.2(a)).	
14) ☐ Acknowledgement is made of a claim for dome	estic priority under 35 U.S.C	C. & 119(e).
Attachment(s)		, ,
15) Notice of References Cited (PTO-892) 16) Notice of Draftsperson's Patent Drawing Review (PTO-948) 17) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	19) Notice of i	Summary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)

U.S. Patent and Trademark Office PTO-326 (Rev. 9-00)

Art Unit: 2812

DETAILED ACTION

Election/Restrictions

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- 1. Claims 1-43, drawn to a method, classified in class 438, subclass 455.
- II. Claims 44-58, drawn to a device, classified in class 257, subclass 1+.

The inventions are distinct, each from the other because of the following reasons:

Inventions I and II are related as process of making and product made. The inventions are distinct if either or both of the following can be shown: (1) that the process as claimed can be used to make other and materially different product or (2) that the product as claimed can be made by another and materially different process (MPEP § 806.05(f)). In the instant case, the process as claimed can be used to make other and materially different product. For example, not all surface defect regions, as claimed in process claim 1, are amorphous, as claimed in product claim 44. Therefore, a non-amorphous surface defect region is possible.

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.

A telephone call was made to Carl Schlier on December 5, 2000 to request an oral election to the above restriction requirement, but did not result in an election being made.

Page 3

Application/Control Number: 09/635,272

Art Unit: 2812

Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David A. Zarneke whose telephone number is (703)-305-3926. The examiner can normally be reached on M-Th (7:30-6:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Niebling can be reached on (703)-308-3325. The fax phone numbers for the organization where this application or proceeding is assigned are (703)-308-7722 for regular communications and (703)308-7721 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)-308-0956.

December 6, 2000

Liohn F. Niebling Supervisory Patent Examiner Technology Ceolar 2800

OBLON, SPIVAK, McClelland, Maier & Neustadt, p.c.

ATTORNEYS AT LAW

FOURTH FLOOR 1755 JEFFERSON DAVIS HIGHWAY ARLINGTON, VIRGINIA 22202 U.S.A. (703) 413-3000

(703) 413-2220 FACSIMILE

OBLONPAT@OBLON.COM

www.oblon.com

PATENT, TRADEMARK AND COPYRIGHT LAW AND RELATED FEDERAL AND ITC LITIGATION

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

RE: Application Serial No.: 09/635,272

Applicants: Qin-Yi TONG Filing Date: August 9, 2000

For: METHOD OF EPITAXIAL-LIKE WAFER BONDING.

JAN 122001

Docket No.: 2025-0180-20

Group Art Unit: 2812 Examiner: ZARNEKE, D.

SIR:

Attached hereto for filing are the following papers:

Response to Restriction Requirement

Our check in the amount of \$0.00 is attached covering any required fees. In the event any variance exists between the amount enclosed and the Patent Office charges for filing the above-noted documents, including any fees required under 37 C.F.R 1.136 for any necessary Extension of Time to make the filing of the attached documents timely, please charge or credit the difference to our Deposit Account No. 15-0030. Further, if these papers are not considered timely filed, then a petition is hereby made under 37 C.F.R. 1.136 for the necessary extension of time. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters Attorney of Record

Registration No. 28,870

Carl E. Schlier

Registration No. 34,426

TECHNOLOGY CENTER 2800

22850

(703) 413-3000 (phone) (703) 413-2220 (fax)

OBLON, SPIVAK, McClelland, Maier & Miliardt, P.C.

ATTORNEYS AT LAW

FOURTH FLOOR 1755 JEFFERSON DAVIS HIGHWAY ARLINGTON, VIRGINIA 22202 U.S.A. (703) 413-3000

(703) 413-2220 FACSIMILE

OBLONPAT@OBLON.COM

WWW.OBLON.COM

PATENT, TRADEMARK AND COPYRIGHT LAW AND RELATED FEDERAL AND ITC LITIGATION

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

RE: Application Serial No.: 09/635,272

JAN 1 2 2001

Docket No.: 2025-0180-20

Applicants: Qin-Yi TONG Filing Date: August 9, 2000

For: METHOD OF EPITAXIAL-LIKE WAFER BONDING.

Group Art Unit: 2812 Examiner: ZARNEKE, D. NORMAN F. ORLON
MARVIN I. SPIVAK
C. BYNIN MCCLELLAND
GREGORY I. MANER
ARTHAR I. NEUSTADT
RICHARD D. KELLY
MANES D. MELLY
MOSERT I. POUS
DAVID J. KERA
ROBERT I. POUS
DAVID J. KERA
ROBERT I. POUS
DAVID J. KERA
MOSERT S. BEALMONT
JEFFREY H. KAUFMAN
BRIAN D. ANDERSON
ROBERTA S. BREMI
BRIAN D. ANDERSON
ROBERTA S. BREMI
RICHARD L. TREANOR, PH.D.
STEYMER D. BANTER PH.D.
STEVEN E. LIPMAN
STEVEN E. LIPMAN
CARL E. SCH. JER
P. JAY HINES
JAMES J. KILBASKI
RICHARD L. CHNN, PH.D.
STEVEN E. LIPMAN
D. STEVEN E. LIPMAN
D. JEREK MASON, PH.D.
SURINDER SACHAR
JONATHAN HUDIS
JEFFREY B. MGNITYRE*
WILLIAM T. ENOS*
MICHAEL E. MCABEL, R.
STEVEN C. TABACKMAN
JORDAN S. WEINSTEIN
BRADLEY D. LYTLE

GERNIO I MORRINAMORE

MILTON STERMAN SAMUEL H. BLECH" JOHN O. TRESAMSH Y" ALTON D. ROLLINS JAMES R. BOLLER" HARRIS A. PITLICK" RAYMOND F. CARD LLO, JR. ROBERT W. HAHL, 11-LD. NEAL GOLDFARB

MASAYASU MORI"

FRANK J. WEST"

ANTHLEEN COONE / PORTER*
NADREW M. OLLIS
MARGO LIVESAY, F.H.D.*
CORWIN P. LIMBACH, PH.D.
CORWIN P. LIMBACH, PH.D.
ROH MYERS*
W. TOOD BAKER*

DAVID D'ZIRILIA
JOSEPH A. SCAFEITA, IR.
CARLOB R. VILLAMAR
ROBERT C. MATTS DN
MANDY M. PETROC ELLI
EDWIN D. GARLEP!
A. ECANDER P. VILLAMAR
ROBERT C. MATTS DN
MANDY M. PETROC ELLI
EDWIN D. GARLEP!
A. ECANDER D. T. VARD
THOMAS M. CUNNI VORAD
THOMAS M. CUNNI VORAD
THOMAS M. CUNNI VORAD
THOMAS J. FISHER
KETH DITTHAVONKI
THOMAS J. FISHER
KETH DITTHAVONKI
THOMAS J. FISHER
KETH DITTHAVONKI
METHOMAS J. FISHER
KETH DITTHAVONKI
METHOMAS J. FISHER
KETH DITTHAVONKI
METHOMAS J. FISHER
KENNETH T. CUCC NELL II
THOMAS J. RISSEN
GAY ANI SPANNI
AMBER A. TRANI
MALCOLM J. MACCONALD, PH.D.*
ANDREW K. G. CROCJETT*
JAMES J. KELLY, P-I.D.
DEREK RICHOMONE
ANTI SHAH
FREDERICK D. VASITINE, PH.D.*
THOMAS A. BUINKY, PH.D.*
DANIGL J. PEREIRI, PH.D.*
DANIGL J. PEREIRI, PH.D.*
TONNALD A. BUINKY, PH.D.*
DANIGL J. PEREIRI, PH.D.*
TONNALD A. BUINKY, PH.D.*
ONNELL J. PEREIRI, PH.D.*

* BAR MEMBERSHIP OTHER

THAN VIRGINIA

JAPANESE PATENT ATTORNE

SIR:

Attached hereto for filing are the following papers:

Response to Restriction Requirement

Our check in the amount of \$0.00 is attached covering any required fees. In the event any variance exists between the amount enclosed and the Patent Office charges for filing the above-noted documents, including any fees required under 37 C.F.R 1.136 for any necessary Extension of Time to make the filing of the attached documents timely, please charge or credit the difference to our Deposit Account No. 15-0030. Further, if these papers are not considered timely filed, then a petition is hereby made under 37 C.F.R. 1.136 for the necessary extension of time. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters Attorney of Record

Registration No. 28,870

Carl E. Schlier

Registration No. 34,426

TECHNOLOGY CENTER 2800

RECEIVED

22850

(703) 413-3000 (phone) (703) 413-2220 (fax)

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF:

QIN-YI TONG

SERIAL NO: 09/635,272

FILED: August 9, 2000

FOR: METHOD OF EPITAXIAL-LIKE

WAFER BONDING AT LOW TEMPERATURE AND BONDED

STRUCTURE

: GROUP ART UNIT: 2812

GROOT ART CIVIT. 2012

EXAMINER: ZARNEKE, D.

1-1901 Bush

RESPONSE TO RESTRICTION REQUIREMENT

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

In response to the restriction requirement of December 12, 2000, Applicant elects

with traverse, Group II, drawn to a device, corresponding to claims 44-58.

The proper criteria for restriction between distinct inventions is provided in MPEP §803. The two criterion are (1) the inventions must be independent or distinct as claimed and (2) there must be a *serious* burden on the examiner if restriction is not required.

Turning to the second criterion, if the search and examination of an entire application can be made without a serious burden, the examiner *must* examine it on the merits, even though it includes claims to independent or distinct inventions (MPEP §803 (emphasis ours)).

Although the Office Action has identified separate classifications, making a *prima face* case of a serious burden, it is respectfully submitted that there is no serious burden in searching and examining the entire application.

Both the method claims and the structure claims are related to bonding. There appears to be overlap in the search areas, facilitating a search of both the method and

TSMC1002 IPR of U.S. Pat. No. 6,563,133 structure claims. The ability to do searching electronically also greatly simplifies the search process. Moreover, references in the semiconductor field often have descriptions of both ϵ . process and the structure made using the process. Finding and considering references for the process claims will likely lead to finding and considering references for the structure claims, as a matter of course.

There appears to be little, if any, extra effort in searching and examining claims 1-58 compared to searching and examining claims 44-58, even though the inventions of Groups I and II are distinct. It is therefore respectfully submitted that there is no *serious* burden on the examiner, and examination of claims 1-58 in this application is proper.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters

Attorney of Record Registration No.28,870

Carl E. Schlier

Registration No. 34,426

22850

(703) 413-3000 (703) 413-2220 (fax) Docket No

2025-0180-20

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF:

Qin-Yi TONG

SERIAL NO:

09/635,272

GAU:

2812

FILED:

August 9, 2000

EXAMINER:

ZARNEKE, D.

FOR:

A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND

BONDED STRUCTURE

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

Applicant(s) wish to disclose the following information.

REFERENCES

- * TRADEMAR The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

RELATED CASES

- Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present application. A copy of the patent(s) is attached along with PTO 1449.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- Each item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- D No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

PETITION

☐ Applicant(s) hereby request consideration of the attached information. A check is attached in the amount of the Petition fee required under 37 CFR §1.17(i)(1).

DEPOSIT ACCOUNT

Please charge any additional fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Eckhard H. Kuesters Registration No. Carl E. Schlier Registration No. Tel. (703) 413-3000 Fax. (703) 413-2220 Fax. (703) 41 (OSMMN 10/98)

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,

28.870

						SH	IEEI B QF 5	
Form PTO 1449 (Modified)		U.S. DEPARTMENT G. PATENT AND TRADEM		ATTY DOCKET NO. 2025-0180-20		SERIAL N	09/635,272	
LIST OF	REFEF	RENCES CITED BY APPL	LICANT	APPLICANT	Qin-Yi TON	ıG 👺	JAN 1 6 2001	
				FILING DATE August 9, 2000		GROUP	2812	
				U.S. PATENT DOCUMENTS				
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE	
R	AA	5,877,070	03/02/99	U. M. GOESELE, et al.	438	458		
178	AB	5,915,167	06/22/99	Glenn J. LEEDY	438	108		
P	AC	5,354,695	10/11/94	Glenn J. LEEDY	438	411		
/		OTHER F	REFERENCES	(Including Author, Title, Date, Pertir	nent Pages, etc	.)		
P	AD	G.L.SUN, et al., Journal de WAFER DIRECT BONDIN		l. 49, No. 9, Pages C4-79 - C4-82, "C GGY", September 1988	OOL PLASMA A	CTIVATED :	SURFACE IN SILICON	
D	ΑE	January 31, 1994		/ol. 64, No. 5, Pages 625-627, "HYI		·····	ER BONDING",	
(A)	AF			Vol. 67, No. 24, Pages 3614-3616, ER BONDING IN ULTRAHIGH VACUU				
20	AG	H. TAKAGI, et al., Appl. F AT ROOM TEMPERATUR		ol. 68, No. 16, Pages 2222-2224, "S 1996	URFACE ACTIV	/ATED BON	DING OF SILICON WAFER	≀S
A.	АН	H. TAKAGI, et al., Jpn. J. OBSERVATIONS OF Si/Si	Appl. Phys. I INTERFACE	Vol. 38, Part 1, No. 3A, Pages 1588 BONDED AT ROOM TEMPERATURE	9-1594, "TRAN BY Ar BÉAM S	SMISSION E URFACE AC	ELECTRON MICROSCOPE TIVATION", March 1999	:
D	AG	K. D. HOBART, et al., Ap FABRICATED BY DIRECT	plied Physics WAFER BON	Letters, Vol. 72, No. 9, Pages 1095 IDING IN ULTRA-HIGH VACUUM", M	-1097, "CHAR/ larch 2, 1998	ACTERIZATI	ON OF Si pn UNCTIONS	
22-	АН	T. AKATSU, et al., Journa HYDROGEN SURFACE C	al of Applied P LEANING", [hysics, Vol. 86, No. 12, Pages 7146 December 15, 1999	6-7150, "GaAs	WAFER BO	NDING BY ATOMIC	
D	Al	H. KIM, et al., Appl. Phys FROM SI(001) DURING G.	. Lett., Vol. 6 AS-SOURCE	9, No. 25, Pages 3869-3871, "EFFE MOLECULAR-BEAM EPITAXY FROM	ECTS OF B DOI Si ₂ H ₆ AND B ₂ H ₆	PING ON HY , December	DROGEN DESORPTION 16, 1996	
(A)	AJ	G. HESS, et al., Appl. Ph BORON-DOPED Si(100)",		.71, No.15, Pages 2184-2186, "EV 997	OLUTION OF S	SUBSURFAC	E HYDROGEN FRCM	
(A)	AK			ational Meeting, Vol. 99-2, Abstract N PERATURE WAFER BONDING", Octo				
P	AL	A. PLOESSL, et al., Mat. TEMPERATURE IN ULTR	Res. Soc. Syr AHIGH VACU	np. Proc., Vol. 483, Pages 141-146, UM", 1998	"COVALENT S	SILICON BOI	MCOR TA DNIDN	
B	АМ	S. N. FARRENS, et al., J WAFER TO WAFER DIRE	. Electrochem. CT BONDING	Soc., Vol. 142, No. 11, Pages 3949 ", November 1995	-3955, "CHEM	ICAL FREE I	ROOM TEMPERATURE	
1)0	AN	H. NAKANISHI, et al., Prod ON SiO2-SiO2 BONDING MEMS", 1998	c, the11 th Ann. WITH HYDRO	Intl. Workshop on MicroElectroMechar DFLUORIC ACIDROOM TEMPERAT	nical System, IE FURE AND LOW	EE CH36176 V STRESS B	i, Pages 609-314, "STUDII ONDING TECHNIQUE FOR	ES R
(4)	AO	P. AMIRFEIZ, et al., The 1 "FORMATION OF SILICO	999 Joint Inter N STRUCTUR	mational Meeting, Vol. 99-2, AbstractES BY PLASMA ACTIVATED WAFER	t 963, 2 pages BONDING", C) October 17-22	2, 1999	
(4)	AP	S. BENGTSSON, et al., In "LOW TEMPERATURE W		nference on Compliant & Alternative St NG", September 1999	ubstrate Techno	logy, Page	S & 70	
Δ	AQ	S. FARRENS, Electrochen "LOW TEMPERATURE W		Proceedings , Vol. 97-36, Pages 425-4 ING ", 1997	136,		ECEIN	
(R)	AR	"LOW TEMPERATURE, IN	N SITU, PLASI	cat Society Proceedings, Vol. 97-36, MA ACTIVATED WAFER BONDING",	1997) [] [] [] [] []	
M	AS	Si ANNEALED WITHOUT	HYDROGEN	cal Society Proceedings, Vol. 97-36, F FOR ADVANCED DEVICE TECHNOL	OGIES", 1997		ONBING OF GAAS, InP, AN	ID
	АТ	S. FUJINO, et al., Jpn. J. AMORPHOUS LAYER",		/ol. 34, Part 2, No. 10B, 1 Page, "SIL 995 (Abstract Only)	ICON WAFER (DIRECT BON	IDING THROUGH THE	
Examiner	1				Date Co	nsidered 5	2/12/01	
*Examiner: Ipit	al if refe	erence is considered, whethe	r or not citation	is in conformance with MPEP 609; Draw	w line through cit	ation if not in	conformance and not	
considered. Inc	lude co	py of this form with next com	munication to a	applicant.				

LIST OF REFERENCES CITED BY APPLICANT OIN-Y; TONG APPLICANT OIN-Y; TONG OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Pertinent Pages, etc.) OTHER REFERENCES (Incl							SHEET 2 OF	5
THERR REFERENCES (Including Author, Tille, Date, Pertinent Pages, etc.) OTHER REFERENCES (Including Author, Tille, Date, Pertinent Pages, etc.) A U. L. RAYLEICH, Proceedings of the Royal Society of London, Sories A - Astramatical and Physical Sciences, Vol. 150, Puges 326-349. A STUDY OF CLASS SORFACES IN DO FIGAL CONTACT. September 1 1997. A W. MELDON, And A. Proceedings of the Pour's International Symposium on Semiconductor Water Bonding, Souries, Tachvology, and Agricoptors, Proceedings of the Pour's International Symposium on Unconstituted and Microbial Sciences, Tachvology, and Agricoptors, Proceedings of the Society International Symposium on Unconstituted and Microbial Sciences, Tachvology, and Society International Symposium on Unconstituted and Microbial Sciences, Proceedings of the Society International Symposium on Unconstituted and Microbial Sciences, Proceedings of the Society International Symposium on Unconstituted and Microbial Sciences, Proceedings of the Society International Sciences (International Sciences Sciences) (International Sciences Proceedings of the Society International Sciences Proceedings of the Sciences International				ATTY DOCKET				٥
August 9, 2000 August 9, 2000	LIST OF	REFE	RENCES CITED BY APPLICANT	APPLICANT		Qin-Yi TONO	JAN 1 6 2001) aci
THER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) AL L RAYLEOH, Proceedings of the Rey Society of London, Series A – National manual and Physical Sciences, Vol. 156, Prigos 326-349, A STUDY OF GLASS SURFACES IN OPTICAL CONTACT. September 1, 1938 AN M. WELDON, et al., Proceedings of the Fourth International Symposium on Semiconductor Walfer Booking. Science, Technology, and Mr. WELDON, etc., Proceedings of the Fourth International Symposium on Semiconductor Walfer Booking. Science, Technology, and Mr. WELDON, etc., Proceedings of the Society International Symposium on Semiconductor Walfer Booking. Science, Technology, and William (International Symposium on Meconstructives and Microscopies, Vol. 489, 1989). AN VIOLENCE, International Society (International Symposium on Meconstructives and Microscopies, Vol. 489, 1989). AN VIOLENCE, International Society (International Symposium on Meconstructives and Microscopies, Vol. 489, 1989). AN VIOLENCE, International Society (International Society). AN VIOLENCE, International Society, International Symposium on Semiconduction Walfer Bounding, 1981. BE STEEPAD REVORDS SON et al., Journal of the Extender International Symposium on Semiconduction Walfer Bounding, 1981. BE STEEPAD REVORDS SON et al., Journal of the Extender International Symposium on Semiconduction Walfer Bounding, 1981. BE STEEPAD REVORDS SON et al., Journal of the Extender International Symposium on Semiconduction Walfer Bounding,				FILING DATE	August 9, 2000		117	<i>y</i>
A L. RAYLEIGH, Proceedings of the Royal Stockey, of London, Sprea A. — Authorisation and Physical Sciences, Vol. 156, Puges 328-349, A STUDY OF GLASS SURFACES IN OFTICAL CONTACT. September 1, 1938 M. W. WELDON, et al., Proceedings of the Fourth International Symposium on Semiconautor Water Bonding, Searce, Technology, and Applications Proceedings to 0.97-36, Pages 2229-2284, "MECHANISTIC STUDIES OF SILLOON WASER ROYALDRA AND LYER KANDLAND			OTHER REFERENCES	I (Including Autho	or, Title, Date, Pertin	ent Pages, etc.)	HADEMAL	
AN AK WELDON, et al., Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Science Activities of Sci			L. RAYLEIGH, Proceedings of the Royal	Society of Landon	. Series A Mather	natical and Physic	cal Sciences, Vol. 156, Pages 3	 26-349.
A Applications, Proceedings Vol. 97-36, Pages 229-249. NECHANISTIC STUDIES OF SILICON WAFER BONDING AND LIVER OF AND CONCINCION, Inc. (No. 64). Pages 306-316, INVESTIGATION OF BONDED SILICON-SILICON-INTERFACE SUSING SCANNING ACCUSTIC. AN USE SCAP, Pages 306-316, INVESTIGATION OF BONDED SILICON-SILICON-INTERFACE SUSING SCANNING ACCUSTIC. AN USE 307-316, Pages 306-316, INVESTIGATION OF BONDED SILICON-INTERFACE SUSING SCANNING ACCUSTIC. AN USE 307-316, Pages 306-316, INVESTIGATION OF GOOD SILICON-SILICON-INTERFACE SUSING SCANNING ACCUSTIC. AN USE 307-316, Pages 306-316, INVESTIGATION OF GOOD SILICON-SILICON-INTERFACE SUSING SCANNING ACCUSTIC. AN USE 307-316, Pages 306-316, INVESTIGATION OF GOOD SILICON-SILICON-INTERFACE SUSING SCANNING ACCUSTIC. AN USE 307-316, Pages 306-316, INVESTIGATION OF GOOD SILICON-SILICON-INTERFACE SELECTION OF GOOD SILICON ACCUSTING ACCUSTIC. AN INVESTIGATION OF ALL SENSORS and Accustors, Vol. A56, Pages 117-120, "LOW-TEMPERATURE SILICON DIRECT BONDING OF OXIDIZED SILICON TO SILICON TO SILICON ACCUSTING ACCUSTIC." SILICON TO SILICON TO SILICON ACCUSTING ACCUSTIC. SILICON TO SILICON SILIC	9	AU	"A STUDY OF GLASS SURFACES IN O	PTICAL CONTAC	T", September 1, 19	936	_	
AV Vol. 65-27, Pages 309-318. "INVESTIGATION OF BONDED SILICON-SILICON-INTERFACES USING SCANNING ACOL STIC." AX O.Y. TONG, et al., 1989 IEEE International SOI Conference, Pages 104-105, 10S—A NEW TYPE OF MATERIALS COMBINATION OF SYSTEM-ON-ACCHIEF PREPARATION, "October 1989. AX O.Y. TONG, et al., Sensors and Actuators, vol. A21-A22, Pages 939-943, "THE MECHANISM OF FIELD-ASSISTED SILICON GLASS 90D/MINOR," 1980 AZ JIMBS IJAO, et al., Sensors and Actuators, vol. A21-A22, Pages 939-943, "THE MECHANISM OF FIELD-ASSISTED SILICON GLASS 90D/MINOR," 1980 BA A BERTHOLO, et al., Sensors and Actuators, vol. A38, Pages 117-120, "LOW-TEMPERATURES SILICON OFFICE BONDING OF OXIDIZED SILICON TO SI	(A)	AV	Applications, Proceedings Vol. 97-36, Pa EXFOLIATION", (no date)	iges 229-248, "ME	CHANISTIC STUDIE	S OF SILICON W	'AFER BONDING AND LAYER	
FOR SYSTEM-ONA OF IP PREPARATION, "October 1999. NY CYZO KANDA, et al., Sansors and Adulators, Vol. A21-A23, Pages 939-943, "THE MECHANISM OF PIELD-ASSISTED SILICON-UNITED AND A CLASS BONDING", 1990 NY CYZO KANDA, et al., Sansors and Adulators, Vol. A50, Pages 117-120, "LOW-TEMPERATURE SILICON DIRECT BONDING's AND INTERFACE BEHAVIOURS", 1995 BA SILICON TO SILICON AT LOW TEMPERATURES", 1998 BA A BERTING, et al., Selectrochemical and Solid-Stine Letters, Vol. 1, No. 1, Pages 92-53, "LOW VACUUM WAFER BONDING", 1998 BB Q-V, TONG, et al., Electrochemical and Solid-Stine Letters, Vol. 1, No. 1, Pages 92-53, "LOW VACUUM WAFER BONDING", 1998 BC GURDANI KISINGER, et al., Sansors and Adulators, Vol. A58, Pages 149-156, "VOID-PREE SILICON-WAFER-BOND STRENGTHENING IN THE 200-000" RANGE", 1993 BD ABA, RORA, et al., J. Vac. Sci. Technol. Vol. 85, No. 4, Pages 976-882, "REACTIVE ION-ETCHING-INDUCED DAMAGE IN SILICON USING SF, GAS MIXTURES", JuliAug 1995 BC LESUE A, FIELD, et al., Sponsors and Adulators, Vol. A21-A23, Pages 935-938. "FUSING SILICON WAFERS WITH LOW MELTING TEMPERATURE GUASS", 1990 BF OXIDIZED SILICON, AND CRYSTALLINE QUARTY." 2000 BF OXIDIZED SILICON, AND CRYSTALLINE QUARTY." 2000 BF AMRIFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2703, "OXIDIATION AND DAYAGE BY PLASMA-AST INTWAFTED MEMBERS BONDING", 2000 BF AMRIFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2703, "OXIDIATION AND NOLICED DAMAGE IN OXYGEN PLASMA AST INTWAFTED MEMBERS BONDING", 2000 BF AMRIFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 6, Pages 2439-2346, "MESA-SPACERS ENABLING MONDESTRUCTIVE MEASUREMENT OF SURFACE ENROPMENT, 2000 BF AMRIFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 6, Pages 2439-2346, "MESA-SPACERS ENABLING MONDESTRUCTIVE MEASUREMENT OF SURFACE ENROPMENT, 2000 BF AMRIFEIZ, VOL. et al., "Proceedings of the Trind International Symposium on Semiconductor Wafe Ronding", Physics and Applications, 70-58, P	P	AW	Vol. 95-27, Pages 309-318, "INVESTIGA	Second Internation ATION OF BONDE	al Symposium on Mic D SILICON-SILICON	rostructures and I-INTERFACES U	Microfabricated Systems Processing SCANNING ACOL STIC	edings:
JUNE JIJAO, et al., Sensors and Actuators, Vol. A50, Pages 117-120, "LOW-TEMPERATURE SILICON DIRECT BONDING AND INTERFACE BEHAVIOURS", 1995 BA A SERTINGO, et al., Sensors and Actuators, Vol. A66, Pages 410-413, "WAFER-TO-WAFER FUSION BONDING OF OXIDIZED SILICON TO SILICON AT LOW TEMPERATURES", 1998 BB Q-Y-TONG, et al., Electrochemical and Solid-State Letters, Vol. 1, No. 1, Pages 52-53, "LOW VACUUM WAFER BONDING", 1998 BC GURDRIN MISSINGER, et al., Sensors and Actuators, Vol. A58, Pages 149-156, "VOID-FREE SILICON-WAFER-BONDING", 1998 BC GURDRIN MISSINGER, et al., Sensors and Actuators, Vol. A58, Pages 876-882, "REACTIVE ION-ETCHING-INDUCED DAMAGE" IN SILICON SINIOR ST, GAS MIXTURES", Julylay 1895 BC JELES A FIELD, et al., Sensors and Actuators, Vol. A21-A23, Pages 936-938, "FUSING SILICON WAFERS WITH LOW MELTING TEMPERATURE GLASS", 1990 BE TEMPERATURE GLASS", 1990 BC JERNIS AND SILICON, ADIO EXTRALLING LOWARTZ", 2000 BC PAMIRFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2693-2698, "FORMATION OF SILICON OXIDIZED SILICON, ADIO EXTRALLING LOWARTZ", 2000 BC PAMIRFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2703, "OXIDATION AND INDUCED DAMAGE IN OXIGIZED SILICON, ADIO EXTRALLING LOWARTZ", 2000 BC PAMIRFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2703, "OXIDATION AND INDUCED DAMAGE IN OXIGIZED SILICON SILIC	N	AX	QY. TONG, et al., 1999 IEEE Internation FOR SYSTEM-ON-A CHIP PREPARATI	nal SOI Conferenc ON," October 1999	e, Pages 104-105, "lo 3.	OSA NEW TYP	E OF MATERIALS COMBINAT	ION
INTERFACE BEHAVIOURS; 1989 A A BERTHOU, et al., Sensors and Aduators, Vol. A68, Pages 410-413, "WAFER-TO-WAFER FUSION BONDING OF OXIDIZED DANA ALLICON TO SILICON AT LOW TEMPERATURES; 1998 B A J. Y. TONG, et al., Electrochemical and Solid-State Letters, Vol. 1, No. 1, Pages 32-53, "LOW VACUUM WAFER BONDING", 1998 B C. Y. TONG, et al., Sensors and Actuators, Vol. A36, Pages 149-156, "VOID-FREE SILICON-WAFER-BONDING", 1998 B C. GUDRUN KISSINGER, et al., Sensors and Actuators, Vol. A36, Pages 149-156, "VOID-FREE SILICON-WAFER-BONDING", 1998 B D. M. RORGA, et al., J. Vas. 65, Technol. Vol. 98, No. 4, Pages 876-882, "REACTIVE ION-ETCHING-INDUCED DAMAGE IN SILICON USING SF, GAS MIXTURES", JuliAug 1987 B E LESUER FIELD, et al., Sensors and Actuators, Vol. A21-A23, Pages 936-938, "FUSING SILICON WAFERS WITH LOW MELTING THE PROPERTY LINE (ALSAS", 1990 B STEPAN BENGTSSON, et al., Journal of Beledronic Materials, Vol. 29, No. 7, "ROOM TEMPERATURE WAFER BONDING OF SILICON OXIDIZED SILICON, AND CRYSTALLINE GUARRIZ", 2000 B C. AMIRTEEL, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2793, "OXIDIATION OF SILICON STRUCTURES BY PLASMA-ACTIVATED WAFER BONDING", 2000 B D. DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2703, "OXIDIATION AND INDUCED BUANGE IN OXYGONE PLASMA IN STITU WAFER BONDING", 2000 B D. M. PETZOLD, et al., Proceedings of the Triff International Symposium on Semiconductor Wafer BonDing, 2000 B M. PETZOLD, et al., Proceedings of the Triff International Symposium on Semiconductor Wafer BonDing; Physics and Applications, Proceedings Vol. 567, Pages 360-389, "INTERFACE SITERNOTH CHARACTERIZATION OF BIONDED WAFERS", Indicators, Proceedings Vol. 567, Pages 281-298, "OHARACTERIZATION OF BIONDED WAFERS", Indicators, Proceedings Vol. 567, Pages 281-298, "OHARACTERIZATION OF BIONDED WAFERS", Indicators, Proceedings Vol. 567, Pages 281-298, "OHARACTERIZATION OF BIONDED WAFERS", Indicators, Proceedings Vol. 567, Pages 281-298, "OHARACT	(J)	AY	YOZO KANDA, et al., Sensors and Actua GLASS BONDING", 1990	ators, Vol. A21-A2	3, Pages 939-943, "T	HE MECHANISM	OF FIELD-ASSISTED SILICO	N-
B B QY. TONG, et al., Electrochemical and Solick State Letters, Vol. 1, No. 1, Pages 52-53, "LOW VACUUM WAFER BONDING", 1998 B QY. TONG, et al., Electrochemical and Solick State Letters, Vol. 1, No. 1, Pages 52-53, "LOW VACUUM WAFER BONDING", 1998 BC GUDRUN KISSINGER, et al., Sensors and Actuators, Vol. A36, Pages 149-156, "VOID-FREE SILLCON-WAFER-BONDING TRENDING IN THE 2004-00" CRANGE", 1993 B M. ARORA, et al., J. Vas. 65. Technol. Vol. 95, No. 4, Pages 876-882, "REACTIVE ION-ETCHING-INDUCED DAMAGE IN SILLCON B B. M. ARORA, et al., J. Vas. 65. Technol. Vol. 95, No. 4, Pages 876-882, "REACTIVE ION-ETCHING-INDUCED DAMAGE IN SILLCON B LESULE A FIELD, et al., Sensors and Actuators, Vol. A21-A23, Pages 935-938, "FUSING SILICON WAFERS WITH LOW MELTING TEMPERATURE GLASS", 1990 B STEFAN BENGTSSON, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2693-2688, "FORMATION OF SILICON STRUCTURES BY PLASMA-ACTIVATEE WAFER BONDING", 2000 B DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2693-2688, "FORMATION OF SILICON INDUCED DAMAGE IN OXYGON PLASMAN IN STYL WAFER BONDING", 2000 B DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2893-2793, "OXIGIATION AND INDUCED DAMAGE IN OXYGON PLASMAN IN STYL WAFER BONDING", 2000 B DONATO PASQUARIELLO, et al., Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications. Proceedings Vol. 95, 7, Pages 364-389, "INTERFACE STRENGTH CHARACTER/JATION OF BONDED WAFER BONDING", 2000 B J ARGGAN, et al., Proceedings of the Tond International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings Vol. 95, 78, Pages 364-389, "INTERFACE STRENGTH CHARACTER/JATION OF BONDED WAFER BONDING: TAILOR NG APPLICATION OF BO	9)	AZ	JIWEI JIAO, et al., Sensors and Actuator INTERFACE BEHAVIOURS", 1995	s, Vol. A50, Pages	117-120, "LOW-TE	MPERATURE SIL	ICON DIRECT BONDING AND)
BC SURRUN KISSINGER, at al., Sampers and Actuations, Vol. A36, Pages 149-156, "VOID-FREE SILICON-WAFER-BOND STRENGTHENING IN THE 200-400°C RANGE", 1993 BD B.M. ARORA, et al., Vac. Sci. Technol. Vol. B5, No. 4, Pages 876-882, "REACTIVE ION-ETCHING-INDUCED DAMAGI: IN SILICON WING SF, QAS MIXTURES", Juliug 1987 BE LESUE A, FIELD, et al., Sampers and Actuators, Vol. A21-A23, Pages 935-938, "FUSING SILICON WAFERS WITH LOW MELTING TEMPERATURE CLASS", 1990 BF STEAN BENGTSSON, et al., Journal of Electronic Materials, Vol. 29, No. 7, "ROOM TEMPERATURE WAFER BONDING OF SILICON OXIDIZED SILICON, AND CRYSTALLINE CUARRY", 2000 BG P. AMIRFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2693-2698, "FORMATION OF SILICON STRUCTURES BY PLASMA-ACTIVATED WAFER BONDING", 2000 BH DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2793, "OXIDATION AND INDUCED DAMAGE IN OXYGEN PLASMA IN STU WAFER BONDING", 2000 BJ DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 6, Pages 2343-2346, "MESA-SPACERS: ENABLING NONDESTRUCTIVE MEASUREMENT OF SURFACE ENERGY IN ROOM TEMPERATURE WAFER BONDING", 2000 BJ M. PETZOLD, et al., Proceedings of the Trivial International Symposium on Semiconductor Wafer REGING Physics and Applications, Proceedings Vol. 97-36, Pages 291-399, "CHARACTERISATION OF DRODED WAFERS", (no dite) BJ J. BAGDANN, et al. Proceedings of the Trivial International Symposium on Semiconductor Wafer BRONDING", 2000 BJ J. BAGDANN, et al., Proceedings of the Trivial International Symposium on Semiconductor Wafer Bronding: Scienco, Technology, and Applications, Proceedings of Vol. 97-36, Pages 291-399, "CHARACTERISATION OF DIRECTLY BONDED SILICON WAFERS BY MEANS OF THE DOUBLE CANTIFE VERY REACK OF CHARACTERISATION OF DIRECTLY BONDED SILICON WAFERS BY MEANS OF THE DOUBLE CANTIFE VERY REACK OF CHARACTERISATION OF DIRECTLY BONDED SILICON WAFERS BY MEANS OF THE MILICAN SILICAN WAFER SILICAN WAFER DIRECT BONDING: TAIL OR NO THE PRO	B	ВА	A. BERTHOLD, et al., Sensors and Actu- SILICON TO SILICON AT LOW TEMPE	ators, Vol. A68, Pa RATURES", 1998	ges 410-413, "WAFE	ER-TO-WAFER F	USION BONDING OF OXIDIZE	D
BD BM. ARGAR, et al., I. Vas. Soi. Technol. Vol. BS, No. 4, Pages 876-882, "REACTIVE ION-ETCHING-INDUCED DAMAGE IN SILICON USING SF, GAS MIXTURES", Jul/Aug 1987 BE LESULE A FIELD, et al., Sensors and Actuators, Vol. A21-A23, Pages 935-938, "FUSING SILICON WAFERS WITH LOW MELTING TEMPERATURE GLASS", 1990 BF STEFAN BENGTSSON, et al., Journal of Electronic Materials, Vol. 29, No. 7, "ROOM TEMPERATURE WAFER BONDING OF SILICON OXIDIZED SILICON, AND CRYSTALLING CUARTZ", 2000 BG P. AMIRFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2693-2698, "FORMATION OF SILICON STRUCTURES BY PLASMA-ACTIVATED WAFER BONDING", 2000 BH DONATO PASOUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2693-2793, "OXIDATION AND INDUCED DAMAGE IN OXYGEN PLASMA IN STRUWAFER BONDING", 2000 BI DONATO PASOUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 6, Pages 2343-2346, "MESA-SPACERS: ENABLING NONDESTRUCTIVE MEASUREMENT OF SUBFACE ENERGY IN ROOM TEMPERATURE WAFER BONDING", 2000 BJ M. PETZOLD, et al., Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings Vol. 97-36, Pages 291-389. "CHARACTERISATION OF DIRECTLY BONDED WAFERS", Indicated by Proceedings Vol. 97-36, Pages 291-389. "CHARACTERISATION OF DIRECTLY BONDED SUICON WAFERIS BY MEANS OF THE DOUBLE CANTILEYER CRACK OPENING HETHOO', for data) BL APLOSIL, et al., Materials Science & Engineering, Vol. R23, Nos. 1-2, Pages 1-88, "WAFER DIRECT BONDING: Tall.OR NG ADHESING PROCEEDING WAFER STORM SETTING TO PRODUMENTERS," Indicated Science & Engineering, Vol. 97-36, Pages 291-298. BM TADAHIRO OHMI, et al., Proceedings Fifth International EEE VLSI Multilevel Intorconnection Conference, Pages 261-267, "VLSI INTERCONNECTS FOR ULTRA HIGH SPEED SIGNAL PROPAGATION," June 13-14, 1988. BM TADAHIRO OHMI, et al., LEEE Transactions on Electron Devices, Vol. 40, No. 11, Pages 1917-1927, "CURRENT GAIN COLLAPSE IN MIRCOWAYE MULTIFINGER HETEROJUNCTION BIPOLARY	Ø)	BB	QY. TONG, et al., Electrochemical and	Solid-State Letters	s, Vol. 1, No. 1, Pages	52-53, "LOW V	ACUUM WAFER BONDING", 1	998
BE LESLIE A. FIELD, et al., Sensors and Actuators, Vol. A21-A23, Pages 935-938. TUSING SILICON WAFERS WITH LOW MELTING BF STEFAN BENGTSSON, et al., Journal of Electronic Materials, Vol. 29, No. 7, "ROOM TEMPERATURE WAFER BONDING O'S SILICON OXDIZED SILICON, AND CRYSTALLINE QUARTZ", 2000 BG P. AMIRTEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2693-2698, "FORMATION OF SILICON ON TRUCTURES BY PLASMA-ACTIVATED WAFER BONDING", 2000 DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2703, "OXIDATION AND INDUCED DAMAGE IN OXYGEN PLASMA ON SITU WAFER BONDING", 2000 BI DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2703, "OXIDATION AND INDUCED DAMAGE IN OXYGEN PLASMA IN SITU WAFER BONDING", 2000 BJ M. PETZOLD, et al., Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings of the Tourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings of	W	ВС	STRENGTHENING IN THE 200-400°C F	RANGE", 1993				
BF STERA DENGTSSON, et al., Journal of Electronic Materials, Vol. 29, No. 7, "ROOM TEMPERATURE WAFER BONDING OF SILICON OXIDIZED SILICON, AND GRYSTALLINE QUARTZ", 2000 BG P. AMIRFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2693-2698, "FORMATION OF SILICON STRUCTURES BY PLASMA-ACTIVATED WAFER BONDING", 2000 BH DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2699-2703, "OXIDATION AND NOVEDED DAMAGE IN OXYGEN PLASMA BY JOURNAL OF WAFER BONDING", 2000 BJ DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 6, Pages 2943-2346, "MESA-SPACERS: ENABLING NONDESTRUCTIVE MEASUREMENT OF SURFACE ENERGY IN ROOM TEMPERATURE WAFER BONDING", 2000 BJ MPETZOLD, et al., Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings Ovol. 93-7, Pages 380-389, "INTERFACE STRENGTH CHARACTERIZATION OF BONDED WAFERS" (no dxice) Applications, Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings Vol. 93-76, Pages 291-299, "CHARACTERIZATION OF DIRECTLY BONDED SILICON WAFERS BY MEANS OF THE DOUBLE CANTILEVER CRACK OPENING METHOD", (no date) BL APLOSI, et al., Materials Science & Engineering, Vol. 147, No. 11, Pages 1-88, "WAFER DIRECT BONDING: TAILOR NG ADHESION BETWEEN BRITTLE MATERIALS", March 10, 1999 BM TADAHIRO OHMI, et al., Proceedings Fifth International IEEE VLSI Multilevel Interconnection Conference, Pages 261-267, "VLSI NIVERCONNECTS FOR ULTRA HIGH SPEED SIGNAL PROPAGATION, June 13-14, 1988. BN MIRCOWAVE MULTIFINGER HETEROJUNCTION BIPOLAR TRANSISTORS OPERATED AT VERY HIGH POWER DEN SITIES". November 1993. BO DARRELL HILL, et al., EEE Microwave and Guiride Wave Letters, Vol. 5, No. 11, Pages 493-495, "VERY HIGHPOWER DEN SITIES". IN PROPAGATION OF GABAIAGBAS MICROWAVE HETEROJUNCTIO	D	BD	USING SF, GAS MIXTURES*, Jul/Aug 1	987				
OXIDIZED SILICON, AND CRYSTALLINE QUARTZ*, 2000 BG P. AMIRFEIZ, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2693-2698, "FORMATION OF SILICON STRUCTURES BY PLASMA-ACTIVATED WAFER BONDING*, 2000 BH DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 6, Pages 2699-2703, "OXIDATION AND INDUCED DAMAGE IN OXYGEN PLASMA IN STU WAFER BONDING*, 2000 BI DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 6, Pages 2343-2346, "MESA-SPACERS: ENABLING NONDESTRUCTIVE MEASUREMENT OF SURFACE ENERGY IN ROOM TEMPERATURE WAFER BONDING*, 2000 BI M. PETZOLD, et al., Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings Vol. 95-7, Pages 380-389, "INTERFACE STRENGTH CHARACTERIZATION OF BONDED WAFERS," Indications, Proceedings Vol. 95-7, Pages 380-389, "OTHER ACE STRENGTH CHARACTERIZATION OF BONDED WAFERS," Indications, Proceedings Vol. 97-8, Pages 291-389, "CHARACTERISATION OF DIRECTLY BONDIDED SILICON WAFERS BY MEANS OF THE DOUBLE CANTILEVER CRACK OPENING METHOD*, (no date) A PLOSIL, et al., Materials Science & Engineering, Vol. 825, Nos. 1-2, Pages 1-88, "WAFER DIRECT BONDING: TAILOR NG ADHESION BETWEEN BRITTLE MATERIALS". March 10, 1999 BM TADAHIRO OHMI, et al., Proceedings Fith International IEEE VLSI Multilevel Interconnection Conference, Pages 261-267, "VLSI INTERCONNECT'S FOR ULTRA HIGH SPEED SIGNAL PROPAGATION", June 13-14, 1988. BN WILLIAM LIU, et al., IEEE Transactions on Electron Devices, Vol. 40, No. 11, Pages 1917-1927, "CURRENT GAIN COLLAPSE IN MIRCOWAYE MULTIPHINGER HETEROJUNCTION BIPOLAR TRANSISTORS OPERATEO AT VERY HIGH POWER DEB SITIES". November 1993 BO DARRELL HILL, et al., IEEE Journal of Solid-Stated Circuits, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHz SECOND-ORDER DEL. 74-11111-11111-11111-11111-1111-1111-11	P	BE	LESLIE A. FIELD, et al., Sensors and Ac TEMPERATURE GLASS", 1990	tuators, Vol. A21-/	A23, Pages 935-938,	"FUSING SILICO	ON WAFERS WITH LOW MELT	ING
BH DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 7, Pages 2569-2703, "OXIDATION AND INDUCED DAMAGE IN OXYGEN PLASMA IN STITU WAFER BONDING", 2000 BI DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 6, Pages 2343-2346, "MESA-SPACERS: ENABLING NONDESTRUCTIVE MEASUREMENT OF SURFACE ENERGY IN ROOM TEMPERATURE WAFER BONDING", 2000 BJ M. PETZOLD, et al., Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings Vol. 95-7, Pages 380-389, "INTERFACE STRENGTH CHARACTERIZATION OF BONDED WAFERS", (no date) J. BAGDAHN, et al., Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings Vol. 97-36, Pages 291-298, "CHARACTERISATION OF DIRECTLY BONDED SILICON WAFERS BY MEANS OF THE DOUBLE CANTILEVER CRACK OPENING METHOD" (no date) A. PLOSD, et al., Materials Science & Engineering, Vol. 782, Nos. 1-2, Pages 1-88, "WAFER DIRECT BONDING: TAILOR NG ADHESION BETWEEN BRITTLE MATERIALS", March 10, 1999 BM TADAHIRO OHMI, et al., Proceedings Fifth International IEEE VLSI Multilevel Interconnection Conference, Pages 261-267, "VLSI INTERCONNECT'S FOR ULTRA HIGH SPEED SIGNAL PROPAGATION", June 13-14, 1988. BN MILLIAM LIU, et al., IEEE Transactions on Electron Devices, Vol. 40, No. 11, Pages 1917-1927, "CURRENT GAIN COLLAPSE IN MIRCOWAVE MULTIFINGER HETEROJUNCTION BIPOLAR TRANSISTORS OPERATED AT VERY HIGH POWER DEB SITIES", November 1993. BD DARRELH HILL, et al., IEEE Blooman of Selectron Devices, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHz SECONDORDER DEJ 7A-SIGMA MODULATOR IMPLEMENTED IN INP HET TECHNOLOGY", October 1995 BO BUSHAN BAYRAKTAROGLU, et al., IEEE Electron Devices, Vol. 30, No. 10, Pages 1029-1032, "ANALYSIS OF THE INDUCTIVE TURNOFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1998 BN ALEX O, HUANG, IEEE Transactions on Electron Devices, Vol. 38, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIOXIDE GATE DIELECTRI	D	BF	STEFAN BENGTSSON, et al., Journal o OXIDIZED SILICON, AND CRYSTALLIN	FElectronic Materia E QUARTZ", 2000	als, Vol. 29, No. 7, "F	OOM TEMPERA	TURE WAFER BONDING OF	BILICON
INDUCED DAMAGE IN DAYGEN PLASMA IN SITU WAFER BONDING*, 2000 BI DONATO PASQUARIELLO, et al., Journal of the Electrochemical Society, Vol. 147, No. 6, Pages 2343-2346, "MESA-SPACERS: ENABLING NONDESTRUCTIVE MEASUREMENT OF SURFACE ENERGY IN ROOM TEMPERATURE WAFER BONDING*, 2000 BJ M. PETZOLD, et al., Proceedings of the Triid International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings Vol. 95-7, Pages 380-389, "INTERFACE STRENGTH CHARACTERIZATION OF BONDED WAFERS", (no dicte) J. BAGDAHN, et al., Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings Vol. 97-36, Pages 291-298, "CHARACTERIZATION OF DIRECTLY BONDED SILICON WAFERS BY MEANS OF THE DOUBLE CANTILLEVER CRACK OPENING METHOP." (no date) BL A PLOBL, et al., Materials Science & Engineering, Vol. R25, Nos. 1-2, Pages 1-88, "WAFER DIRECT BONDING: TAILOR NG ADHESION BETWEEN BRITTLE MATERIALS", March 10, 1999 TADAHRO OHMI, et al., Proceedings Fifth International IEEE VLSI Multilavel Interconnection Conference, Pages 261-267, "VLSI INTERCONNECTS FOR ULTRA HIGH SPEED SIGNAL PROPAGATION", June 13-14, 1988. WILLIAM LIU, et al., IEEE Transactions on Electron Devices, Vol. 40, No. 11, Pages 373-375, "NOVEL HBTWITH REDUCED THERMAL IMPEDANCE", November 1993 BO DARRELL HILL, et al., IEEE Microwave and Guided Wave Letters, Vol. 5, No. 11, Pages 373-375, "NOVEL HBTWITH REDUCED THERMAL IMPEDANCE", November 1995 BO DARRELL HILL, et al., IEEE Journal of Solid-Stated Circuits, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHz SECQND-ORDER DE TAILOR OF GAA/AIGASA MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", Colober 1993 BO DARRELL HILL, et al., IEEE Electron Devices, Vol. 43, No. 10, Pages 393-495, "VERY HIGH-POWER-DEVERTOR OF GOVERATION OF GAA/AIGASA MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", Colober 1993 BO GWOPERATION OF GAA/AIGASA MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 BO GWOPERATION OF GAA/AIGASA MICROWAVE HETEROSUNCTION OF WATER W	\mathcal{D}	BG	P. AMIRFEIZ, et al., Journal of the Electr STRUCTURES BY PLASMA-ACTIVATE	ochemical Society D WAFER BONDI	, Vol. 147, No. 7, Pag NG", 2000	jes 2693-2698, "F	ORMATION OF SILICON	
BABLING NONDESTRUCTIVE MEASUREMENT OF SURFACE ENERGY IN ROOM TEMPERATURE WAFER BONDING*, 2000 M. PETZOLD, et al., Proceedings of the Third International Symposium on Semiconductor Wafer Bonding: Physics and Applications, Proceedings vol. 95-7, Pages 380-389, "INTERFACE STRENGTH CHARACTERIZATION OF BONDED WAFERS*, (no dule) J. BAGDAHN, et al., Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings Vol. 97-36, Pages 291-298, "CHARACTERISATION OF DIRECTLY BONDED SILICON WAFERS BY MEANS OF THE DOUBLE CANTILLEVER CRACK OPENING METHOD!, (no date) BY A PLOBL, et al., Materials Science & Engineering, Vol. R25, Nos. 1-2, Pages 1-88, "WAFER DIRECT BONDING: TAILOR NG ADHESION BETWEEN BRITTLE MATERIALS*, March 10, 1999 BY TADAHIRO OHMI, et al., Proceedings Fifth International IEEE VLSI Multilievel Interconnection Conference, Pages 261-267, "VLSI INTERCONNECTS FOR ULTRA HIGH SPEED SIGNAL PROPAGATION", June 13-14, 1988. BY WILLIAM LIU, et al., IEEE Transactions on Electron Devices, Vol. 40, No. 11, Pages 1917-1927, "CURRENT GAIN COLLAPSE IN November 1993. BO DARRELL HILL, et al., IEEE Microwave and Guided Wave Letters, Vol. 5, No. 11, Pages 373-375, "NOVEL HATWITH REDUCED! THERMAL IMPEDANCE", November 1995 BY J.F., JENSEN, et al., IEEE Journal of Solid-Stated Circuits, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHz SECOND-ORDE R DEE 74-1171 CW OPERATION OF GAAS/AIGBAS MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 BY J.F., JENSEN, et al., IEEE Transactions on Electron Devices, Vol. 43, No. 6, Pages 1029-1032, "ANALYSIS OF THE INDUCTIVE TURN-OFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1996 BY SIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY, October 1993 BY SIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY, October 1993 BY SIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY, October 1993 BY SIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY, October 1993 BY SIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY, October 1993	\mathcal{D}	вн	DONATO PASQUARIELLO, et al., Journ INDUCED DAMAGE IN OXYGEN PLASI	al of the Electroch MA IN SITU WAFE	emical Society, Vol. 1 ER BONDING", 2000	47, No. 7, Pages	2699-2703, "OXIDATION AND	· · · · · · · · · · · · · · · · · · ·
Proceedings Vol. 95-7, Pages 380-389, "INTERFACE STRENGTH CHARACTERIZATION OF BONDED WAFERS", (no date) J. BAGDAHN, et al., Proceedings of the Fourth International Symposium on Semiconductor Wafer Bonding: Science, Technology, and Applications, Proceedings Vol. 97-36, Pages 291-298, "CHARACTERISATION OF DIRECTLY BONDED SILICON WAFERS BY MEANS OF THE DUBLE CANTILEVER CRACK OPENING METHOD", (no date) A. PLOSL, et al., Materials Science & Engineering, Vol. R25, Nos. 1-2, Pages 1-88, "WAFER DIRECT BONDING: TAILOR NG ADHESION BETWEEN BRITTLE MATERIALS", March 10, 1999 BM TADAHIRO OHMI, et al., Proceedings Fifth International IEEE VLSI Multillevel Interconnection Conference, Pages 261-267, "VLSI INTERCONNECTS FOR ULTRA HIGH SPEED SIGNAL PROPAGATION", June 13-14, 1988. WILLIAM LIU, et al., IEEE Transactions on Electron Devices, Vol. 40, No. 11, Pages 1917-1927, "CURRENT GAIN COLLAPSE IN November 1993. BO DARRELL HILL, et al., IEEE Microwave and Guided Wave Letters, Vol. 5, No. 11, Pages 373-375, "NOVEL HBTAVITH REDUCED) THERMAL IMPEDANCE", November 1995 BP J.F. JENSEN, et al., IEEE Journal of Solid-Stated Circuits, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHZ SECOND-ORDE R DEL 7A-SIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY", October 1995 BO DARRELL HILL, et al., IEEE Fransactions on Electron Device Letters, Vol. 41, No. 10, Pages 493-495, "VERY HIGH-POWER DENSITY CW OPERATION OF GASA/AIGASA MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 BO DARRELL HILL, et al., IEEE Transactions on Electron Devices, Vol. 43, No. 6, Pages 1029-1032, "ANALYSIS OF TEB INDÜCTIVE-TURN-OFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1995 BO DARRELL HILL, et al., IEEE Transactions on Electron Devices, Vol. 43, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIOXIDE GATE DIELECTRICS", May 1989 BO DARRELL HILL, A LICENDAM OFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1995 D. GRAF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TREATEC SILICON (111)	98	ВІ	DONATO PASQUARIELLO, et al., Journ ENABLING NONDESTRUCTIVE MEASI	al of the Electroch JREMENT OF SU	emical Society, Vol. 1 RFACE ENERGY IN	47, No. 6, Pages ROOM TEMPER.	2343-2346, "MESA-SPACERS ATURE WAFER BONDING", 20	:
Applications, Proceedings Vol. 97-36, Pages 291-298, "CHARACTERISATION OF DIRECTLY BONDED SILICON WAFERS BY MEANS OF THE DOUBLE CANTILEVER CRACK OPENING METHOD", (no date) BL A. PLOSIL, et al., Materials Science & Engineering, Vol. R25, Nos. 1-2, Pages 1-88, "WAFER DIRECT BONDING: TAILOR NG ADHESION BETWEEN BRITTLE MATERIALS", March 10, 1999 BM TADAHIRO OHMI, et al., Proceedings Fifth International IEEE VLSI Multilevel Interconnection Conference, Pages 261-267, "VLSI INTERCONNECTS FOR ULTRA HIGH SPEED SIGNAL PROPAGATION", June 13-14, 1988. WILLIAM LIU, et al., IEEE Transactions on Electron Devices, Vol. 40, No. 11, Pages 1917-1927, "CURRENT GAIN COLLAPSE IN MIRCOWAVE MULTIFINGER HETEROJUNCTION BIPOLAR TRANSISTORS OPERATED AT VERY HIGH POWER DEN SITIES", November 1993. BO DARRELL HILL, et al., IEEE Microwave and Guided Wave Letters, Vol. 5, No. 11, Pages 373-375, "NOVEL HBTWITH REDUCED THERMAL IMPEDANCE", November 1995 BP J. J. J. JENSEN, et al., IEEE Journal of Solid-Stated Circuits, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHZ SECOND-ORDER DE 74-SIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY", October 1995 BQ BURHAN BAYRAKTAROGLU, et al., IEEE Electron Device Letters, Vol. 14, No. 10, Pages 493-495, "VERY HIGH-POWER-DENSITY CW OPERATION OF GAAS/AIGAAS MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 IT IN SILICON DIONIDE GATE MOS CONTROLLED THYRISTORS", June 1996 BS PETER J. WRIGHT, et al., IEEE Transactions on Electron Devices, Vol. 38, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIONIDE GATE MOS CONTROLLED THYRISTORS", June 1998 D. GRAF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TREATEC SILICON (111) AND (100) SURFACES", May/Jun 1989 Examiner_Latiful_(reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not	10	BJ						ns,
BL ADHESION BETWEEN BRITTLE MATERIALS", March 10, 1999 BM TADAHIRO OHMI, et al., Proceedings Fith International IEEE VLSI Multilevel Interconnection Conference, Pages 261-267, "VLSI INTERCONNECTS FOR ULTRA HIGH SPEED SIGNAL PROPAGATION", June 13-14, 1988. BN WILLIAM LIU, et al., IEEE Transactions on Electron Devices, Vol. 40, No. 11, Pages 1917-1927, "CURRENT GAIN COLLAPSE IN MIRCOWAVE MULTIFINGER HETEROJUNCTION BIPOLAR TRANSISTORS OPERATED AT VERY HIGH POWER DEN SITIES". November 1993. BO DARRELL HILL, et al., IEEE Microwave and Guided Wave Letters, Vol. 5, No. 11, Pages 373-375, "NOVEL HBT-WITH REDUCED THERMAL IMPEDANCE", November 1995 BP JF, JENSEN, et al., IEEE Journal of Solid-Stated Circuits, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHz SECOND-ORDER DEL PASIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY", October 1993 BQ BURHAN BAYRAKTAROGLU, et al., IEEE Electron Device Letters, Vol. 14, No. 10, Pages 493-495, "VERY HIGH:POWER-DENSITY CW OPERATION OF GAAS/AIGAAS MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 BR ALEX Q. HUANG, IEEE Transactions on Electron Devices, Vol. 43, No. 6, Pages 1029-1032, "ANALYSIS OF THE INDUCTIVE TURN-OFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1996 BS PETER J. WRIGHT, et al., IEEE Transactions on Electron Devices, Vol. 36, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIOXIDE GATE DIELECTRICS", May 1989 D GRÂF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TREATED SILICON DIOXIDE GATE DIELECTRICS", May 1989 Examiner Date Considered Date Considered Date Considered Date Considered Pages 201-267, "VLSI	m	вк	Applications, Proceedings Vol. 97-36, Pa	ges 291-298, "CH	IARACTERISATION (niconductor Wafe OF DIRECTLY BO	r Bonding: Science, Technology ONDED SILICON WAFERS BY	y, and MEANS
INTERCONNECTS FOR ULTRA HIGH SPEED SIGNAL PROPAGATION", June 13-14, 1988. WILLIAM LIU, et al., IEEE Transactions on Electron Devices, Vol. 40, No. 11, Pages 1917-1927, "CURRENT GAIN COLLAPSE IN MIRCOWAVE MULTIFINGER HETEROJUNCTION BIPOLAR TRANSISTORS OPERATED AT VERY HIGH POWTER DENSITIES", November 1993. BO DARRELL HILL, et al., IEEE Microwave and Guided Wave Letters, Vol. 5, No. 11, Pages 373-375, "NOVEL HBT WITH REDUCED THERMAL IMPEDANCE", November 1995 J.F. JENSEN, et al., IEEE Journal of Solid-Stated Circuits, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHz SECOND-ORDER DEL PASIGMA MODULATOR IMPLEMENTED IN INP HBT TECHNOLOGY", October 1995 BURHAN BAYRAKTAROGLU, et al., IEEE Electron Device Letters, Vol. 14, No. 10, Pages 493-495, "VERY HIGH:POWER-DENSITY CW OPERATION OF GAAS/AIGAAS MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 BR ALEX Q, HUANG, IEEE Transactions on Electron Devices, Vol. 43, No. 6, Pages 1029-1032, "ANALYSIS OF THE INDUCTIVE TURN-OFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1996 BS PETER J. WRIGHT, et al., IEEE Transactions on Electron Devices, Vol. 36, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIOXIDE GATE MOS CONTROLLED THYRISTORS", June 1996 D. GRAF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TREATED SILICON (111) AND (100) SURFACES", May/Jun 1989 Examiner Laittal (reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not	4)	BL				88, "WAFER DIR	ECT BONDING: TAILOR NG	
BN MIRCOWAVE MULTIFINGER HETEROJUNCTION BIPOLAR TRANSISTORS OPERATED AT VERY HIGH POWER DEN SITIES", November 1993. BO DARRELL HILL, et al., IEEE Microwave and Guided Wave Letters, Vol. 5, No. 11, Pages 373-375, "NOVEL HBT WITH REDUCED THERMAL IMPEDANCE", November 1995 BP J.F. JENSEN, et al., IEEE Journal of Solid-Stated Circuits, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHz SECOND-ORDER DEL. PASIGMA MODULATOR IMPLEMENTED IN InP HBT TECHNOLOGY", October 1995 BQ BURHAN BAYRAKTAROGLU, et al., IEEE Electron Device Letters, Vol. 14, No. 10, Pages 493-495, "VERY HIGH:POWER-DENSITY CW OPERATION OF GAAS/AIGAAS MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 BR ALEX Q. HUANG, IEEE Transactions on Electron Devices, Vol. 43, No. 6, Pages 1029-1032, "ANALYSIS OF THE INDUCTIVE TURN-OFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1996 BS PETER J. WRIGHT, et al., IEEE Transactions on Electron Devices, Vol. 36, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIOXIDE GATE DIELECTRICS", May 1989 D. GRAF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TREATEC SILICON (111) AND (100) SURFACES", May/Jun 1989 Examiner Date Considered Date Considered PExaminer Latital Treference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not	()	вм	TADAHIRO OHMI, et af., Proceedings Fi INTERCONNECTS FOR ULTRA HIGH S	fth International IE PEED SIGNAL PI	EE VLSI Multilevel In ROPAGATION", June	terconnection Co 13-14, 1988.	nference, Pages 261-267, "VLS	ı
THERMAL IMPEDANCE", November 1995 BP J.F. JENSEN, et al., IEEE Journal of Solid-Stated Circuits, Vol. 30, No. 10, Pages 1119-1127, "A 3.2-GHz SECOND-ORDER DE: PASIGMA MODULATOR IMPLEMENTED IN InP HBT TECHNOLOGY", October 1995 BQ BURHAN BAYRAKTAROGLU, et al., IEEE Electron Device Letters, Vol. 14, No. 10, Pages 493-495, "VERY HIGH:POWER-DENSITY CW OPERATION OF GaAs/AlgaAs MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 BR ALEX Q. HUANG, IEEE Transactions on Electron Devices, Vol. 43, No. 6, Pages 1029-1032, "ANALYSIS OF THE INDUCTIVE TORN-OFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1996 BS PETER J. WRIGHT, et al., IEEE Transactions on Electron Devices, Vol. 36, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIOXIDE GATE DIELECTRICS", May 1989 D. GRÄF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TRE ATEC SILICON (111) AND (100) SURFACES", May/Jun 1989 Examiner Date Considered Date Considered Date Considered 9/0/0/ "Examiner: Joiltal Ir reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not	100	BN	MIRCOWAVE MULTIFINGER HETERO.	on Electron Device IUNCTION BIPOL	s, Vol. 40, No. 11, Pa AR TRANSISTORS C	iges 1917-1927, " PERATED AT V	CURRENT GAIN COLLAPSE II ERY HIGH POWER DENSITIES	۷ 5",
BURHAN BAYRAKTAROGLU, et al., IEEE Electron Device Letters, Vol. 14, No. 10, Pages 493-495, "VERY HIGH:POWER-DENSITY CW OPERATION OF GAAS/AIGAAS MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 BR ALEX Q. HUANG, IEEE Transactions on Electron Devices, Vol. 43, No. 6, Pages 1029-1032, "ANALYSIS OF THE INDUCTIVE TURN-OFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1996 BS PETER J. WRIGHT, et al., IEEE Transactions on Electron Devices, Vol. 36, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIOXIDE GATE DIELECTRICS", May 1989 D. GRÄF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TREATED SILICON (111) AND (100) SURFACES", May/Jun 1989 Examiner Date Considered 9/0/0/ "Examiner Libital (reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not	0	во	DARRELL HILL, et al., IEEE Microwave a THERMAL IMPEDANCE", November 199	and Guided Wave 95	Letters, Vol. 5, No. 1	1, Pages 373-375		
CW OPERATION OF GaAs/AlGaAs MICROWAVE HETEROJUNCTION BIPOLAR TRANSISTORS", October 1993 BR ALEX Q. HUANG, IEEE Transactions on Electron Devices, Vol. 43, No. 6, Pages 1029-1032, "ANALYSIS OF TRIB INDUCTIVE TURN-OFF OF DOUBLE GATE MOS CONTROLLED THYRISTORS", June 1996 BS PETER J. WRIGHT, et al., IEEE Transactions on Electron Devices, Vol. 36, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIOXIDE GATE DIELECTRICS", May 1989 D. GRÄF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TREATEC SILICON (111) AND (100) SURFACES", May/Jun 1989 Examiner Date Considered 9/10/0/ "Examiner Lightal (reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not	P	BP	J.F. JENSEN, et al., IEEE Journal of Soli SIGMA MODULATOR IMPLEMENTED I	d-Stated Circuits, N InP HBT TECHN	Vol. 30, No. 10, Page IOLOGY", October 19	s 1119-1127, "A : 995		
BS PETER J. WRIGHT, et al., IEEE Transactions on Electron Devices, Vol. 36, No. 5, Pages 879-889, "THE EFFECT OF FLUORINE IN SILICON DIOXIDE GATE DIELECTRICS", May 1989 D. GRÄF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TREATEC SILICON (111) AND (100) SURFACES", May/Jun 1989 Examiner Date Considered 9/0/0/ "Examiner: Initial Icreference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance earld not	B)	BQ	BURHAN BAYRAKTAROGLU, et al., IEE CW OPERATION OF GaAs/AIGaAs MIC	E Electron Device ROWAVE HETER	Letters, Vol. 14, No. OJUNCTION BIPOLA	10, Pages 493-49 AR TRANSISTOR	95, "VERY HIGH:POWER-DEN S", October 1993	
SILICON DIOXIDE GATE DIELECTRICS", May 1989 D. GRÄF, et al., J. Vac. Sci. Technol., A7(3), Pages 808-813, "REACTION OF WATER WITH HYDROFLUORIC ACID TREATED SILICON (111) AND (100) SURFACES", May/Jun 1989 Examiner Date Considered 9/0/0/ Examiner Lightal Icreference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not	P	BR				s 1029-1032, "AN	ALYSIS OF THE INDUCTIVE T	URN-
Examiner: Initial it reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not	B	BS	PETER J. WRIGHT, et al., IEEE Transac SILICON DIOXIDE GATE DIELECTRICS	tions on Electron I 5", May 1989	Devices, Vol. 36, No.	5, Pages 879-889	9, "THE EFFECT OF FLUORING	E IN
Examiner: Initial it reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not	An and	ВТ	D. GRÄF, et al., J. Vac. Sci. Technol., A7 SILICON (111) AND (100) SURFACES",	'(3), Pages 808-81 May/Jun 1989	3, "REACTION OF W	/ATER WITH HYI	DROFLUORIC ACID TREATEC	
Examiner: Initial it reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	Examiner	2.9				Date Cons	idered 9/10/01	
	Examiner: Initio	al it refe	erence is considered, whether or not citation to be of this form with next communication to	on is in conformant applicant.	ce with MPEP 609; Di	raw line through o	itation if not in conformarce and	l not

				SHEET 3 OF 5
Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY DOCKET NO. 2025-0180-20	SERIAL NO. 09/635,21/2
LIST OF I	REFER	RENCES CITED BY APPLICANT	APPLICANT Qin-	YI TONG JAN 1 6 2001
			FILING DATE August 9, 2000	GROUP 2812
		OTHER REFERENCES	G (Including Author, Title, Date, Pertinent Pa	ges, etc.)
A)	BU	Q-Y. TONG, et al., MRS Bulletin, Pages MATERIAL INTEGRATION*, December	40-44, "BEYOND "SMART-CUT®": RECENT A 1998	NOVANCES IN LAYER TRANSFER FOR
47	BV	JAN HAISMA, Philips Journal of Researc	ch, Vol. 49, No. 1/2, Pages 165-170, "DIRECT	BONDING IN PATENT LITERATURE", 1995
97)	вw	G.A.C.M. SPIERINGS, et al., Philips Jou DIRECT BONDING OF SILICON AND F	rnal of Research, Vol. 49, No. 1/2, Pages 47-6 USED-SILICA WAFER PAIRS", 1995	3, "SURFACE-RELATED PHENOMENA IN THE
No.	вх	PETER P. GILLIS, et al., Journal of Appl OF CRACK PROPAGATION", March 19	ied Physics, Vol. 35, No. 3 (Part I), Pages 647- 64	658, "DOUBLE-CANTILEVER CLEAVAGE MODE
10	BY	A. KAZOR, et al., Appl. Phys. Lett., Vol. TEMPERATURES", September 19, 1994	65, No. 12, Pages 1572-1574, "FLUORINE EN I	HANCED OXIDATION OF SILICON AT LOW
7	BZ	R. WILLIAMS, et al., Journal of Applied I	Physics, Vol. 46, No. 2, Pages 695-698, "MOBI	LE FLUORIDE IONS IN SiO ₂ ", February 1975
9	CA	S.R. KASI, et al., Appl. Phys. Lett., Vol. 5 June 24, 1991	58, No. 25, Pages 2975-2977, *CHEMISTRY C	F FLUORINE IN THE OXIDATION 'OF SILICON",
D-	СВ	ROCHDI MESSOUSSI, et al., Jpn. J. Ap EFFICIENCY AFTER SULFURIC ACID	pl. Phys., Vol. 35, Part 1, No. 4A, Pages 1989- HYDROGEN PEROXIDE MIXTURE (H ₂ SO ₄ /H ₂	-1992, "IMPROVEMENT OF RINSING O₂) BY HF ADDITION", 1996
20	CC	WAFER SURFACES WITH HNO3-HF S		
4x	CD	R. STENGL, et al., Jpn. J. Appl. Phys., \ CLEANROOM ENVIRONMENT", Decen	/ol. 29, No. 12, Pages L2311-L2314, "BUBBLE nber 1988	-FREE SILICON WAFER BONDING IN A NON-
(D)	CE	TAKAO ABE, et al., Jpn. J. Appl. Phys., ON-INSULATOR STRUCTURES", Dece		N WAFER BONDING MECHANISM FOR SILICON
(6)	CF	BOMBARDED WITH HYDROGEN", Nov		
Er?	CG	YASUSHIRO NISHIOKA, et al., Appl. Pt FLUORINATED ULTRADRY SiO ₂ ", Mare	nys. Lett., Vol. 54, No. 12, Pages 1127-1129, "6 ch 20, 1999	DIELECTRIC CHARACTERISTICS OF
0	СН	D. KOUVATSOS, et al., Appl. Phys. Lett IN SiO ₂ FILMS GROWN BY NF ₃ -ENHAN	., Vol. 61, No. 7, Pages 780-782, "SILICON-FL NCED OXIDATION", August 17, 1992	UORINE BONDING AND FLUORINE PROFILING
P	CI	HYDROGEN COIMPLANTED N-TYPE		
gr)	CJ	QY. TONG, et al., Appl. Phys. Lett., Vo Si, Ge, SiC, AND DIAMOND SUBSTRA	ol. 70, No. 11, Pages 1390-1392, "LAYER SPLI TES", March 17, 1997	TTING PROCESS IN HYDROGEN-IMPLANTED
D	СК	AND SILICON WAFERS BY ARGON-BI	EAM SURFACE ACTIVATION", April 19, 1999	EMPERATURE BONDING OF LITHIUM NIOBATE
10	CL	M. MORITA, et al., Appl. Phys. Lett., Vo IN THE PRESENCE OF NF ₃ ", December	I. 45, No. 12, Pages 1312-1314, "FLUORINE-E er 15, 1984	NHANCED THERMAL OXIDATION OF SILICON
19	СМ	KARIN LJUNGBERG, et al., Appl. Phys. SILICON SURFACES", March 22, 1993	Lett., Vol. 62, No. 12, Pages 1362-1364, "SPC	ONTANEOUS BONDING OF HYDROPHOBIC
10	CN	TEMPERATURE SILICON EPITAXY", S		<u></u>
10	со	LAYER TRANSFER", January 5, 1998		APPROACH TO LOW TEMPERATURE SILICON
D	СР	A. von KEUDELL, et al., Appl. Phys. Let STRAINED Si-Si BONDS IN THE AMOI SPECTROSCOPY", December 29, 199	t., Vol. 71, No. 26, Pages 3832-3834, "EVIDEN RPHOUS HYDROGENATED SILICON SUBSL 7	ICE FOR ATOMIC H INSERTION INTO A
D	cq	DISSOLUTION OF SIO2 IN ACIDIC FLU		70 II \\
P	CR	AND ITS APPLICATIONS", May 1996		EL OF LOW-TEMPERATESE WAFER BONDING
1	cs	MICROMACHINED CAVITIES SEALED	BY SILICON WAFER BONDING", March 199	
(a)	СТ	B. ASPAR, et al., Microelectronic Engin PROCESS", 1997	eering, Vol. 36, Pages 233-240, "BASIC MECH	IANISM INVOLVED IN THE SMART CUT®
Examiner		2		Date Considered 9/10/01
*Examiner: Init	ial if ref	erence is considered, whether or not citat	ion is in conformance with MPEP 609; Draw lin	e through citation if not in conformarice and not

					SHEET 4 OF 5
Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY DOCKET NO. 2025-0180-20	SERI	09/635,272C
LIST OF F	REFER	RENCES CITED BY APPLICANT	APPLICANT Qin-Y	Yi TONG	JAN 1 6 2001 H
	=• '	•	FILING DATE	GRO	We di
			August 9, 2000		2812 TRADEM
			5 (including Author, Title, Date, Pertinent Pag , Vol. 39, Part 1, No. 1, Pages 275-276, "SURFA		
D	CU	LOW TEMPERATURE BONDED THIN F	FILM LAYERS", January 2000		
15-	cv	WITH H2SO4:H2O2:HF AND HNO3:HF FC	nical Society Proceedings, Vol. 95-7, Pages 163 OR WAFER BONDING APPLICATIONS*, (no da	ate)	
10	cw	CRACKS IN SILICATE GLASS", 1985	eram. Soc., Vol. 68, No. 11, Pages 586-590, *Cl		
Do	CX	HYDROGEN-BORON COMPLEX IN CR	·		
P	CY	MONOHYDRIDE AND DIHYDRIDE SPE	ol. 37, No. 14, Pages 8234-8243, "HYDROGEN ECIES ON SILICON SURFACES", May 15, 1988	8	
D	cz	SILICON*, February 15, 1988	, Vol. 37, No. 5, Pages 2770-2773, "DONOR-H		
19	DA	QUALITY HYDROGENATED AMORPH December 15, 1989	, Vol. 40, No. 17, Pages 12024-12027, "CHARA OUS SILICON BY SMALL-ANGLE X-RAY SCA	ATERIN AND II	NFRARED MEASUREMENTS",
0	DB	FLUORIDE-TREATED SILICON SURFA	71, No. 11, Pages 5646-5649, "MORPHOLOGY ACES STUDIED BY SURFACE INFRARED SPE	ECTROSCOPY	", June 1, 1992
27	DC	IN BORON-DOPED SILICON", March 1:			
2	DD	AMORPHOUS SPUTTERED SILICON",			
10	DE	S.A. McOLIAID, et al., J. Appl. Phys., Vo	ol. 43, Pages 153-195, "HYDROGEN IN CRYST ol. 81, No. 11, Pages 7612-7618, "PASSIVATIO		
Se .	DF	ETCHING OF AMORPHOUS SILICON	IN HYDROGEN PLASMAS", June 1, 1997		
	DG	COLLECTOR HETEROJUNCTION BIP	ron Device Letters, Vol. 16, No. 8, Pages 357-39 OLAR TRANSISTORS: FIRST RESULTS AND GEB Letters, Vol. 18, No. 5, Pages 228-231, "A 2	SCALING LAW	/S FOR HIGH fmax", August 1995
D	DH	HETEROJUNCTION BIPOLAR TRANS	vice Letters, Vol. 18, No. 5, Pages 228-231, "A 2 ISTOR", May 1997 tters, Vol. 19, No. 3, Pages 77-79, "A > 400 GH:		
8	DI	HETEROJUNCTION BIPOLAR TRANS	ISTOR IC TECHNOLOGY", March 1998		
D	ĐĴ	HETEROJUNCTION BIPOLAR TRANS			
Jan Jan	DK	WAFER BONDING INTERFACES AND	hys., Vol. 31, Part 1, No. 4, Pages 969-974, "A I BONDING STRENGTH BY KOH ETCHING", A	April 1992	
0	DL	DEPENDENT BUBBLES IN SILICON W	•		
B	DM	PROCESS", October 1989	Vol. 28, No. 10, Pages 1735-1741, "A MODEL F		
B	DN	INTERACTION OF RESIDUAL STRESS	al Digest, Vol. 95-683, Pages 28.2.1-28.2.4, "A N S AND THE RELATIVE POSITION OF POLY-S	SI GATE AT ISO	DLATION EDGE*, December 10-13,
D	DO	and Applications, Proceedings Vol. 92-7	ngs of the First International Symposium on Sen 7, Pages 18-32, "DIVERSITY AND INTERFACIA"	AL PHENOMEN	IA IN DIRECT BONDING The date
9	DP	GHz-f ₇ -AND-f _{max} InP/InGaAs DOUBLE-f October 29-November 1, 1995	m Arsenide Integrated Circuit Symposium, Tech HETEROJUNCTION BIPOLAR TRANSISTORS	S WITH A NEW	HEXAGONAL-SHAPED EINTER
9	DQ	HBT FAB FOR HIGH-SPEED DIGITAL	Arsenide Integrated Circuit Symposium, Techni , ANALOG, MIXED-SIGNAL, AND OPTOELEC	TRONIC Ics", O	october 29-30 vember 1, 1995
A)	DR	RESISTANCE BIT-LINES ON BURIES STACKED-CAPACITOR (RSTC) CELL-		ONDED SOLTE	CHNOLOGY-REVEF.SED-
(A)	DS	December 1-4, 1985	est, Vol. 85, Pages 684-687, "SILICON-ON-INS		
D	DT	C. den BESTEN, et al., IEEE Micro Ele SILICON STRUCTURES", February 4-	ctro Mechanical Systems, Pages 104-109, "POI 7, 1992	LYMER BONDI	NG OF MICRO-MACHINED
Examiner				Date Considere	7/10/6/
*Examiner: Init	tial if ret	ference is considered, whether or not cital	tion is in conformance with MPEP 609; Draw lin to applicant.	e through citation	on if not in conformance and not

						SHEET 5	OF 5
Form PTO 1449 (Modified)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY DOCKET N 2	O. 025-0180-20	SERIAL	NØO 1 1. 09/635,2	72 0
LIST OF	REFER	RENCES CITED BY APPLICANT	APPLICANT	Qin	-Yi TONG	JAN 16	2001 님
			FILING DATE	August 9, 2000	GROU		- OFFIL
		OTHER DESERVOES				HADE	MI GO
		FARZAD POURAHMADI, et al., IEEE So		Title, Date, Pertinent P Actuator Workshop: Ter		s 144-147 "VAI	RIABLE-FLOW
	DU	MICRO-VALVE STRUCTURE FABRICA					
	DV	PETER BJELETICH, et al., Proceedings and Applications, Proceedings Vol. 97-30	of the Fourth Internal 3. Pages 349-357, "El	tional Symposium on Sei LECTRICAL CHARACTE	miconductor Wafer E ERIZATION OF PLA	Bonding: Scienc SMA BONDED	e, Technology, SOI", (no date)
1	DW	R. DEKKER, et al., IEDM Technical Dige GLASS*, December 7-10, 1997	st, Vol. 97, Pages 92	1-923, "AN ULTRA LOW	/-POWER RF BIPOL	AR TECHNOLO	JGY ON
19	DX	TAKESHI SUNADA, et al., Jpn. J. Appl. CHEMICAL STABILITY OF HF-TREATE	Phys., Vol. 29, No. 12 D Si SURFACES", D	2, Pages L2408-L2410, " ecember 1990	THE ROLE OF FLU	ORINE TERMIN	ATION IN THE
152	DY	M. YOSHIMARU, et al., J. Vac. Sci. Tecl DOPED SILICON OXIDE FILMS DEPOS					
9	DZ	T.M. DUNCAN, et al., J. Appl. Phys., Vol MAGNETIC RESONANCE SPECTROS		0-136, "STUDY OF FLU	ORINE IN SILICATE	GLASS WITH	°F NUCLEAR
Ø	EA	ELIEZER M. RABINOVICH, et al., J. Am AND GLASS", 1989	. Ceram. Soc., Vol. 7	2, No. 7, Pages 1229-12	32, "RETENTION O	F FLUORINE IN	SILICA GELS
13	E8	HENRY NIELSEN, et al., J. Electrochem ILLUMINATION ON THE MECHANISM	. Soc.; Solid-State So DF SiO₂ ETCHNING	cience and Technology, v IN HF SOLUTIONS", Ma	vol. 130, No. 3, Page irch 1983	es 708-711, "SO	ME
D	EC	QY. TONG, et al., Electronics Letters, \ 1999	/ol. 35, No. 4, Pages	341-342, "LOW TEMPE	RATURE InP LAYER	R TRANSFER",	February 18,
9	ED	QY. TONG, et al., Materials Chemistry DEVELOPMENTS", 1994	and Physics, Vol. 37,	Pages 101-127, "SEMIC	CONDUCTOR WAFE	ER BONDING: F	ECENT
B	EE	W.P. MASZARA, et al., J. Appl. Phys., V INSULATOR*, November 15, 1988	ol. 64, No. 10, Pages	4943-4950, "BONDING	OF SILICON WAFE	RS FOR SILICO	I-N-ON-
(E)	EF	M. BRUEL, Electronics Letters, Vol. 31,	No. 14, Pages 1201-1	1202, "SILICON ON INSU	ULATOR MATERIAL	. TECHNOLOG	ı'", July 6, 1995
D	EG	No Author, Electronics Letters, Vol. 14, 1 BY OXYGEN IMPLANTATION INTO SIL	lo. 18, Pages 593-59 ICON", August 31, 19	4, "C.M.O.S. DEVICES F 978	FABRICATED ON B	URIED SiO₂ LA`	rers formed
15)	ЕН	N.Q. KHÁNH, et al., J. Electrochem. Soc THE INTERFACE OF DIRECT BONDED	., Vol. 142, No. 7, Pa SILICON WAFERS	ges 2425-2429, "NONDE BY SCANNING INFRAR	ESTRUCTIVE DETE	CTION OF MIC , July 1995	ROVOIDS AT
95	ΕI	QY. TONG, et al., Adv. Mater., Vol. 11, MICROSYSTEMS", 1999	No. 17, Pages 1409-	·1425, "WAFER BONDIN	IG AND LAYER SPL	ITTING FOR	
D.	EJ	W.P. MASZARA, J. Electrochem. Soc., V January 1991	/ol. 138, No. 1, Page	s 341-347, "SILICON-ON	V-INSULATOR BY W	AFER BONDIN	G: A REVIEW",
A	EK	M. GRUNDNER, et al., Appl. Phys. A, V. (100) WAFER SURFACES BY X-RAY P 1986	ol. 39, Pages 73-82, " HOTOELECTRON A	INVESTIGATIONS ON F ND HIGH-RESOLUTION	HYDROPHILIC AND I ELECTRON ENER	HYDROPHOBI GY LOSS-SPE	C SILICON CTROSCOPY",
7	EL	WEN HSIUNG KO, et al., IEEE Transaci MINIATURE PRESSURE TRANSDUCE	ions on Electron Dev R FOR BIOMEDICAL	ices, Vol. ED-26, No. 12, APPLICATIONS", Dece	, Pages 1896-1905, ember 1979	"DEVELOPMEN	IT OF A
B	ЕМ	GEORGE P. IMTHUM, et al., J. Appl. Ph DEVICES", September 15, 1992	ys., Vol. 72, No. 6, P	ages 2526-2527, "BOND	DED SILICON-ON-SA	APPHIRE WAFE	RS AND
1250	EΝ	M. SHIMBO, et al., J. Appl. Phys., Vol. 6 1986					
19)	EO	J.B. LASKY, Appl. Phys. Lett., Vol. 48, N	o. 1, "WAFER BOND	ING FOR SILICON-ON-	INSULATOR TECH	+	nuary 6, 1986
						700	<u> </u>
				Marie			<u> </u>
		 / 			/		100
						7200 PR00	3
	L					2 ,	
Examiner		7	·		Date Considered	9/101.	· -' /
*Examinet: Initi considered. Inc	al-if-réfe lude co	erence is considered, whether or not citation opy of this form with next communication to	on is in conformance applicant.	with MPEP 609; Draw lin	ne through citation if	not in conforma	rce and not

Docket No.

2025-0180-20

IN THE UNITED STATES IN TENTAND TRADEMARK OFFICE

JAN 1 9 2001

IN RE APPLICATION OF:

Oin-Yi TONG

SERIAL NO:

09/635,272

FILED:

August 9, 2000

FOR:

A METHOD OF EPITAXIAL-LIKE WAFE

BONDED STRUCTURE

NDING AT LOW TEMPERATURE AND

ZARNEKE, D.

2812

GAU:

EXAMINER:

INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR 1.97

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR

Applicant(s) wish to disclose the following information.

REFERENCES

- The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

RELATED CASES

- Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present application. A copy of the patent(s) is attached along with PTO 1449.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- Each item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- □ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

PETITION

Applicant(s) hereby request consideration of the attached information. A check is attached in the amount of the Petition fee required under 37 CFR §1.17(i)(1).

DEPOSIT ACCOUNT

Please charge any additional fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,

MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters

Registration No.

28,870

Carl E. Schlier

Registration No.

34,426



22850

Tel. (703) 413-3000 Fax. (703) 413-2220 (OSMMN 10/98)

TSMC1002 IPR of U.S. Pat. No. 6,563,133

Page 89 of 200

#4/ SHEET 1 OF 1

SERIAL NO. Form PTO 1449 (Modified) ATTY DOCKET NO. U.S. DEPARTMENT OF COMMURCE PATENT AND TRADEMARK OFFICE 2025-0180-20 09/635,:272 LIST OF REFERENCES CITED P. APPLICA **APPLICANT** Qin-Yi TONG FILING DATE **GROUP** August 9, 2000 2812 U.S. PATENT DOCUMENTS DOCUMENTA REPORTS FILING DATE IF APPROPRIATE **EXAMINER** SUB DATE NAME CLASS INITIAL CLASS AA AC ΑE ΑF AG ΑН ΑI ΑK ΑL AM ANFOREIGN PATENT DOCUMENTS DOCUMENT TRANSLATION DATE COUNTRY NUMBER AO ΑP AQ AR AS ΑT ΑU ΑV OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, etc.) Q.-Y. TONG, et al., Semiconductor Wafer Bonding Science and Technology, John Wiley & Sons, Inc., 1999 ΑW AX AY ΑZ Examiner Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if r ot in conformance and not considered. Include copy of this form with next communication to applicant.

Other Prior Art

According to the information contained in form PTO-1449 or PTO-892, there are one or more other prior art/non-patent literature documents missing from the original file history record obtained from the United States Patent and Trademark Office. Upon your request we will attempt to obtain these documents from alternative resources. Please note that additional charges will apply for this service.

This page is not part of the official USPTO record. It has been determined that content identified on this document is missing from the original file history record.

Docket No.

2025-0180-20

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF:

Qin-Yi TONG

SERIAL NO:

09/635,272

GAU:

2812

FILED:

August 9, 2000

EXAMINER: ZARNEKE, D.

FOR:

A METHOD OF EPITAXIAL-LIKE WAFER-BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE -

INFORMATION DISCLOSURE/RELATED CASE STATEMENT UNDER 37 CFR 1.97

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

Applicant(s) wish to disclose the following information.

REFERENCES

- The applicant(s) wish to make of record the references listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

- Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present application. A copy of the patent(s), together with a copy of the claims and drawings of the pending application(s) is attached along with PTO 1449.
- ☐ A check is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- ☐ Each item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

Please charge any additional fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters

Registration No.

28,870

Carl E. Schlier

Registration No.

34,426



Tel. (703) 413-3000 Fax. (703) 413-2220 (OSMMN 10/98)

SHEET OF 1

Form PTO 1449 (Modified)				ATTY DOCKET NO. 2025-0180-20	SERIAL NO. 09/635,272		
) IST OF	REFE	RENCES CITED BY APPLIC	ANT	APPLICANT	Vi TON	C	
LISTOF	KEFEF	VENUES ON ED DI AFFEIC.	AINI		Yi TON		
				FILING DATE August 9, 2000		GROUP	2812 .
				U.S. PATENT DOCUMENTS			
EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
	AA			1011			
	AB			1 2001 S			
	AC			JAN L			
	AD			LE LE			
	ΑE			To country			
	AF						
	AG						
	AH						
	Al						
	AJ						
	AK						
	AL						
	AM						
	AN						
			FC	REIGN PATENT DOCUMENTS			
		DOCUMENT NUMBER	DATE	COUNTRY		YES	TRANSLATION NO
	AO						
	AP						·
	AQ					1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	AR						
	AS						
	•	OTHER REFER	RENCES	Including Author, Title, Date, Pertinent	t Pages, e	tc.)	•
A)	AT		ns, Proce	ne Second International Symposium on Seedings Vol. 93-29, Pages 313-326, "HIGH FURES", May 1993			
D	AU	ROSS, R.C., et al., Journal QUALITY HYDROGENATE		rystalline Solids, Vol. 66, Pages 81-86, "F PHOUS SILICON", 1984	PHYSICAL	MICROST	RUCTURE IN DEVICE-
	ΑV	KO, W.H., et al., Micromach MICROSENSORS", 1985	nining and	Micropackaging of Transducers, Pages	41-61, "B(ONDING TE	CHNIQUES FOR
A	AW	Technology, Silicon Materia	ils Scienc	ings of the Eighth International Symposiu e and Technology, Vol. 2, Electrochemic DR WAFERS USING THE SMART CUT®	al Society	Proceeding	s, Vol. 98-1, Pages
	АХ	MITANI, KIYOSHI, Wafer B Engineering, Duke Universi		tudies of Interface Bubbles and Electrica	Characte	rization, De	epartment of Electrical
Examiner	/-	200		`	Date Cor	nsidered	3/19/01
				citation is in conformance with MPEP 60 with next communication to applicant.	9; Draw lii	ne through	citation if not in

Transaction History Date 2001-03-21 Date information retrieved from USPTO Patent Application Information Retrieval (PAIR)

system records at www.uepto.gov

BEST COPY



UNITED STATES DE .RTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS

Washington, D.C. 20231 گارگ

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. 学的问题中自关系自由经存 E_{ϵ}^{γ} 087635.1:1 697.09 100 图像联系 EXAMINER MMC2ZOSCI 022886 OBLOW BRIMAK MOCHELLAND MATER & MEUSTAD: DAMAZSI FOURTH FLUGG ART UNIT PAPER NUMBER 1755 BENERSON DAVIS HIGHWAY 2004 ARLINGTON W/ 22202 DATE MAILED:

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

PTO-90C (Rev. 2/95)

*U.S. GPO: 2000-473-000/44602

1- File Copy

	Application No.	plicant(s)
	09/635,272	TONG, QIN-YI
Office Action Summary	Examiner	Art Unit
	José R. Díaz	2815
The MAILING DATE of this communication appe Period for Reply	ears on the cover sheet with the co	rrespondence address
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirly (30) days, a reply If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36 (a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI	nely filed s will be considered timely. the mailing date of this communication. C (35 U.S.C. § 133).
1) Responsive to communication(s) filed on 12.	lanuary 2001	
2a)☐ This action is FINAL . 2b)⊠ Th	is action is non-final.	
3) Since this application is in condition for allowed closed in accordance with the practice under		
Disposition of Claims		
4) Claim(s) 44-58 is/are pending in the application	n.	
4a) Of the above claim(s) 1-43 is/are withdrawn	n from consideration.	
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>44-58</u> is/are rejected.		
7) Claim(s) is/are objected to.		·
8) Claims are subject to restriction and/or	election requirement.	
Application Papers		
9) The specification is objected to by the Examine	er.	
10) The drawing(s) filed on is/are objected t	o by the Examiner.	
11) The proposed drawing correction filed on	_ is: a)☐ approved b)☐ disapp	proved.
12) The oath or declaration is objected to by the E	xaminer.	
Priority under 35 U.S.C. § 119		
13) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:		
1. Certified copies of the priority document	s have been received.	
2. Certified copies of the priority document	s have been received in Applicati	on No
 3. Copies of the certified copies of the prio application from the International Bu * See the attached detailed Office action for a list 	reau (PCT Rule 17.2(a)).	-
14) Acknowledgement is made of a claim for dome	•	
Acknowledgement is made of a cidlin for dome	some priority under do o.o.o. y 11	. • (•).
Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 	19) Notice of Informa	ry (PTO-413) Paper No(s) I Patent Application (PTO-7.52)

U.S. Patent and Trademark Office PTO-326 (Rev. 01-01)

Page 2

Art Unit: 2815

DETAILED ACTION

Election/Restrictions

Applicant's election with traverse of claims 1-43 in Paper No. 3 is acknowledged. The traversal is on the ground(s) that there is no serious burden in searching and examining the entire application. This is not found persuasive because the restriction requirement sets for in the MPEP doe not take into account whether the Examiner searches in the paper or electronic files. Furthermore, since the Examiner has not indicated the full search area, Applicant's argument that this is not serious burden on the Examiner that "there appears to be overlap in the search areas, facilitating a search of both the method and structure claims" is not persuasive. Lastly, Applicant states the following "finding and considering references for the process claims will likely lead to finding and considering references for the structure claims, as a matter of course." If the Applicant states for the record that the method claims are not patentable distinct from the device claims, the restriction requirement would be withdrawn.

The requirement is still deemed proper and is therefore made FINAL.

Claim Objections

Claims 54-58 are objected to under 37 CFR 1.75 as being a substantial duplicate of claims 44, 46, 49, 51 and 53. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

Art Unit: 2815

Claim Rejections - 35 USC § 112

> The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

➤ Claims 48 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Regarding claim 48, it is not clear to the Examiner how the semiconductor devices devices are formed on the substrates. It is unclear whether the semiconductor devices are formed after the formation of the amorphous layers "in said substrate", as recited in claim 44, or before the formation of the amorphous layers (i.e. before the silicon layers are treated to form the amorphous layers, as disclosed on page 14, lines 26-31 and page 15, lines 1-5). Furthermore, it is not clear how the first and second silicon layers are related to the first and second amorphous layers.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

TSMC1002 IPR of U.S. Pat. No. 6,563,133

Art Unit: 2815

> Claims 44-46 and 54-55 are rejected under 35 U.S.C. 102(b) as being

anticipated by Kish, Jr. et al. (US Patent No. 5,783,477).

Regarding claims 44 and 54, Kish, Jr. et al. teach a bonded structure (See

Figures 1-9), comprising: a first substrate having a first surface (95), a first amorphous

layer (91) formed in said first surface (See Figure 9); and a second substrate having a

second surface (93), a second amorphous layer (91) formed in said second surface

(See Figure 9); said first surface being bonded to said second surface to form a bonded

pair substrates (See Figure 9). Furthermore, the claim 54 contains method of making

characteristics (i.e. forming an amorphous layer by exposing the substrate to boron

ambient) given no patentable weight in determining patentability of the final device

structure. Note that a "product by process" claim is directed to the product per se, no

matter how actually made, In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; in

re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ

90 (209 USPQ 554 does not deal with this issue); In re Marosi et al, 218 USPQ 289;

and particularly In re Thorpe, 227 USPQ 964, all of which make it clear that it is the

patentability of the final product per se which must be determined in a "product by

process" claim, and not the patentability of the process, and that an old or obvious

product produced by a new method is not patentable as a product, whether claimed in

"product by process" claims or not. Note that applicant has the burden of proof in such

cases, as the above case law makes clear.

Regarding claim 45, it would have been obvious to one having ordinary skill in

the art at the time the invention was made to bond additional substrates to the bonded

Art Unit: 2815

structure since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. St. Regis Paper Co. v. Bemis Co., 193 USPQ 8.

Regarding claims 46 and 55, Kish, Jr. et al. teach that the substrates comprise are selected from Si, InGaAs, InP, GaAs, Ge and SiC (see col. 3, lines 51-67).

> Claims 44, 47, 49-54, and 56-58 are rejected under 35 U.S.C. 102(e) as being anticipated by Eda (US Patent No. 6,120,917).

Regarding claims 44 and 54, Eda teaches a bonded structure (See Figures 1-22), comprising: a first substrate having a first surface (1), a first amorphous layer (8) formed in said first surface (See Figure 14); and a second substrate having a second surface (2) (See Figure 14), a second amorphous layer formed in said second surface (See col. 16, lines 55-59); said first surface being bonded to said second surface to form a bonded pair substrates (See Figure 14). Furthermore, the claim 54 contains method of making characteristics (i.e. forming an amorphous layer by exposing the substrate to boron ambient) given no patentable weight in determining patentability of the final device structure. Note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); In re Marosi et al, 218 USPQ 289; and particularly In re Thorpe, 227 USPQ 964, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious

Art Unit: 2815

product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that applicant has the burden of proof in such cases, as the above case law makes clear.

Regarding claim 47, Eda teaches that the first and second substrates each comprises a silicon substrate, and that the first and second surfaces each comprises a silicon surface (See Example 8, col. 16, lines 58-59, and col. 17, lines 37-53).

Regarding claims 49-52 and 56-57, Eda teaches forming amorphous layers (8) on said first and second silicon surfaces (See Figure 14, col. 16, lines 55-59, and col. 17, lines 37-53). Furthermore, the claims 49-52 contain method of making characteristics (i.e. forming an amorphous layer by exposing a silicon surface to a boron-containing plasma, to an inert gas plasma, to an implantation of boron, or to an implantation of arsenic) given no patentable weight in determining patentability of the final device structure. Note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); In re Marosi et al, 218 USPQ 289; and particularly In re Thorpe, 227 USPQ 964, all of which make it clear that it is the patentability of the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that applicant has the burden of proof in such cases, as the above case law makes clear.

Art Unit: 2815

Regarding claims 53 and 58, it is well known in the art that silicon materials are

fully or partly bonded by covalent bonds, hence it is inherent that the amorphous silicon

layers formed over the substrates, as disclosed by Eda, are bonded by covalent bonds.

Claim Rejections - 35 USC § 103

> The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

> Claim 48 rejected under 35 U.S.C. 103(a) as being unpatentable over Eda

(US Patent No. 6,120,917) in view of Sato et al. (US Patent No. 6,143,628).

Eda, as stated supra, essentially discloses the claimed invention but falls to

teach semiconductor devices formed on the substrates. Regarding claim 48, Sato et al.

teach that it is well known in the art to form a semiconductor device over the amorphous

layer prior bonding the substrates (See col. 15, lines 18-26). Sato et al. provide

motivation to use such a semiconductor device in that it completes the integrated circuit

(See col. 1, lines 5-14). Therefore, it would have been obvious to one having ordinary

skill in the art at the same time the invention was made to have modified Eda to include

forming a semiconductor device over the amorphous layer as taught by Sato et al. since

such modification would result in a completed integrated circuit, as described in col. 1,

lines 5-14 of Sato et al. Regarding the formation of an additional semiconductor device

in the bonded structure, it would have been obvious to one having ordinary skill in the

Art Unit: 2815

art at the time the invention was made to form an additional semiconductor device in the bonded structure since it has been held that mere duplication of the essential working

parts of a device involves only routine skill in the art. St. Regis Paper Co. v. Bemis Co.,

193 USPQ 8.

Correspondence

Any inquiry concerning this communication or earlier communications from the examiner should be directed to José R. Díaz whose telephone number is (703) 308-6078. The examiner can normally be reached on 8:00 - 5:00 Monday through Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

JRD March 19, 2001 EDDIE LEE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

Part of Pager Nc. 6

Notice of References Cited

PTO-892 (Rev. 01-2001)

Docket No.

149840US-20

IN RE APPLICATION OF: Qin-

SERIAL NO: 09/635,272

FILED:

August 9, 2000

FOR:

METHOD OF EPITAXIAL WATER BONDING AT LOW TEMPERATURE...

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

Transmitted herewith is an amendment in the above-identified application.

70H 5 1 5001

- □ No additional fee is required
- Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed.
- Additional documents filed herewith:

Marked Up Copy

The Fee has been calculated as shown below:

CLAIMS	CLAIMS REMAINING		HIGHEST NUMBER PREVIOUSLY PAID	NO. EXTRA CLAIMS	RATE	CALCULATIONS
TOTAL	66	MINUS	58	8	× \$18 =	\$144.00
INDEPENDENT	6	MINUS	4	2	× \$80 =	\$160,00
		□ MUL	TIPLE DEPENDENT	CLAIMS	+ \$270 =	\$0.00
			TOTAL OF A	BOVE CALC	JLATIONS	\$304.00
	·	■ Redu	ction by 50% for filing	g by Small En	tity	\$-152.00
		□ Recor	rdation of Assignment		+ \$40 =	\$0.00
					TOTAL	\$152.00

- A check in the amount of \$152.00 is attached.
- Please charge any additional Fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.
- If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby rnade under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

22850 Tel. (703) 413-3000

Fax. (703) 413-2220 (OSMMN 10/00)

I:\atty\CES\149840US.feetrans.wpd

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters

Registration No. 28,870

Carl E. Schlier

Registration No. 34,426





IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF:

QIN-YI TONG : EXAMINER: J. DIAZ

SERIAL NO: 09/635,272

FILED: AUGUST 9, 2000 : GROUP ART UNIT: 2815

FOR: METHOD OF EPITAXIAL-LIKE :

WATER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

AMENDMENT

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

Responsive to the Office Action dated March 21, 2001, please amend the above-identified application as follows:

IN THE SPECIFICATION

Please replace the paragraph on page 1, beginning at line 15 with the following:

For many optoelectronic and electronic device applications, homo-epitaxial single crystalline layers consisting of same material with same crystalline orientation but different doping types or levels are necessary. For some device applications, active layers comprising single crystalline dissimilar materials are required. The active layers should be high crystallographic quality with interfaces that are thermally conductive and almost optical loss

TSMC1002 IPR of U.S. Pat. No. 6,563,133 free. Conventional hetero-epitaxial growth techniques applied to these lattice mismatched active layers usually result in a large density of threading dislocations in the bulk of the layers. Bonding of single crystalline wafers of identical or dissimilar materials is an unique alternative approach to the epitaxial growth. Not only highly lattice-mismatched wafers can be bonded but also wafers with different crystalline orientations can be combined. Ideally, the mismatches of single crystalline bonding wafers are accommodated by dislocations (in lattice-mismatch case) or an amorphous layer (in orientation-mismatch case) localized at the bonding interface with no defects generated in the bulk area. This approach is termed epitaxial-like bonding. The epitaxial-like bonding can also be employed to prepare unique devices by integrating already processed device layers.

Please replace the paragraph on page 3, beginning at line 24 with the following:

These and other objects of the present invention are provided by a method for bonding first and second substrates including steps of preparing substantially oxide-free first and second surfaces of respective first and second substrates, creating a surface defect region in each of said first and second surfaces, and bonding said first and second surfaces.

Creating the defective region may include plasma-treating the first and second surfaces of the first and second substrates with a plasma, and preferably a boron-containing plasma. The plasma-treating step may utilize a plasma in reactive ion etch (RIE) mode using B_2H_6 gas, and possibly a mixture of B_2H_6 , He, and Ar gases. Other gas plasmas, such as Ar may also be used.

Please replace the paragraph on page 13, beginning at line 14 with the following:

A fourth embodiment of the present invention is to use As (arsenic) ion implantation

A3

1005

to silicon wafers to form an amorphous layer on the wafer surface. Method steps for an As ion implantation treatment bonding process follow the steps shown in FIG. 1. After cleaning, As ion implantation is performed at an energy of 180 keV with a dose of 9x10¹⁴/cm². Any oxide layer is then removed prior to bonding. The As doping concentration peak of 8x10¹⁹/cm³ is located at ~1150 Å from the silicon surface. Although this implantation induced a very low As doping on the wafer surface, an amorphous layer with 1650 Å thick was formed as confirmed both by a Monte Carlo simulation and TEM measurement (FIG. 10). The thickness of the amorphous layer can vary and is not limited to the value of this example. For instance, other ions may be implanted to create the amorphous layer. Arsenic is a dopant, and there are applications when it is desired not to dope the substrate so another ion, such as a non-doping ion like Ar, would be chosen.

IN THE CLAIMS

Please cancel claims 1-43 without prejudice.

Please amend the claims as shown in the marked-up copy to read as follows:

44. (Amended) A bonded structure, comprising:

a first substrate having a first surface, a first nearly-amorphized layer formed in said first surface; and

a second substrate having a second surface, a second nearly-amorphized layer formed in said second surface:

said first surface being bonded to said second surface to form a bonded pair of substrates.

2. 45. (Amended) A structure as recited in claim 44, comprising:

one of said first and second substrates of said bonded pair having a third surface, said third surface having a nearly-amorphized layer;

a third substrate having a fourth surface, a fourth nearly-amorphized layer formed in said fourth surface; and

said third surface bonded to said fourth surface.

5. 48. (Amended) A structure as recited in claim 44, wherein:

said first and second substrates comprise respective first and second semiconductor devices.

54. (Amended) A bonded structure, comprising:

a first substrate having an amorphized first surface, said first surface containing

a second substrate having an amorphized second surface, said second surface containing boron; and

said first surface being bonded to said second surface to form a bonded pair of substrates.

Please add the following new claims:

boron;

59. (New) A bonded structure, comprising:

a first substrate having a first surface, a first amorphous arsenic-containing layer formed in said first surface; and

a second substrate having a second surface, a second amorphous arsenic-containing layer formed in said second surface;

said first surface being bonded to said second surface to form a bonded pair of substrates.

1

60. (New) A structure as recited in claim 50, comprising:

one of said first and second substrates of said bonded pair having a third surface, said third surface having an amorphous layer;

a third substrate having a fourth surface, a fourth amorphous layer formed in said fourth surface; and

said third surface bonded to said fourth surface.

(1. (New) A structure as recited in claim 60, wherein:

said third surface comprises an amorphous arsenic-containing layer; and

said fourth surface comprises an amorphous arsenic-containing layer.

62. (New) A structure as recited in claim 59, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC.

26. 63. (New) A structure as recited in claim 59, wherein:

said first and second substrates each comprises a silicon substrate; and said first and second surfaces each comprises an arsenic-containing silicon surface.

64. (New) A structure as recited in claim 59, wherein:

said first surface comprises a substantially planar surface of a first arsenic-containing silicon layer formed on said first device; and

said second surface domprises a substantially planar surface of a second arseniccontaining silicon layer formed on said second device.

28. 64. (New) A structure as recited in claim 50, wherein:

said first surface comprises a first silicon surface implanted with arsenic; and

said second surface comprises a second silicon surface implanted with arsenic.

29. 66. (New) A structure as recited in claim 66, comprising:

Si covalent bonds formed between said first and second substrates.

30. 22. 67. (New) A structure as recited in claim 59, comprising: said first and second surfaces being substantially exide-fre

said first and second surfaces being substantially oxide-free.

(New) A structure as recited in claim 59, wherein:

said amorphized first and second surfaces are each in the range of a few nm in

thickness.

(New) A structure as recited in claim 5, wherein:

said amorphized first and second surfaces each comprises a few monolayers of arsenic.

70. (New) A bonded structure, comprising:

a first substrate having an amorphized substantially oxide-free first surface; and a second substrate having an amorphized substantially oxide-free second surface; said first surface being bonded to said second surface to form a bonded pair of

substrates.

34
71. (New) A structure as recited in claim 70, wherein:

said first substrate comprises one material having said first surface; and said second substrate comprises one material having said second surface.

35.7½. (New) A structure as recited in claim 7½, comprising:

one of said first and second substrates of said bonded pair having an amorphized substantially oxide-free third surface;

a third substrate having an amorphized substantially oxide-free fourth surface; and said third surface bonded to said fourth surface.

said third surface bonded to said fourth surface.

36. 76. (New) A structure as recited in claim 76, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC.

-6-

3 74. (New) A structure as recited in claim 70, wherein:

said first and second substrates each comprises a silicon substrate; and said first and second surfaces each comprises an amorphized substantially oxide-free silicon surface.

75. (New) A structure as recited in claim 70, wherein:

said first surface comprises a substantially planar surface of a first amorphous

substantially oxide-free silicon layer formed on said first device; and

said second surface comprises a substantially planar surface of a second amorphous

substantially oxide-free silicon layer formed on said second device.

3975. (New) A structure as recited in claim 70, wherein:

said first surface comprises a surface exposed to a boron-containing plasma; and said second surface comprises a surface exposed to a boron-containing plasma.

77. (New) A structure as recited in claim 70, wherein:

said first surface comprises a surface exposed to an inert gas plasma; and

șaid second surface comprises a surface exposed to an inert gas plasma.

7ß. (New) A structure as recited in claim 70, wherein:

said first surface comprises an ion-implanted surface; and

said second surface comprises an ion-implanted surface.

said first surface comprises a surface ion-implanted with one of boron and arsenic;

and

said second surface comprises a surface ion-implanted with one of boron and arsenic.

408. (New) A structure as recited in claim 7, comprising:

boron-boron formed between said first and second substrates.

PR of U.S. Pat. No. 6,563,133

1. (New) A bonded structure, comprising:

a first substrate having a first surface with an amorphized first surface region extending only one to a few monolayers into said first substrate; and

a second substrate having a second surface an amorphized second surface region extending only one to a few monolayers into said second substrate; and

said first surface being bonded to said second surface to form a bonded pair of substrates.

with the structure as recited in claim \$1, wherein:

said amorphized first and second surface regions are each in the range of a few nm in

45'86. (New) A structure as recited in claim 81, wherein:

said first and second surface regions each comprise at least one region extending over

a substantial portion of a surface of said first and second substrates, respectively.

(New) A structure as recited in claim 1, comprising:

one of said first and second substrates of said bonded pair having a third surface with an amorphized third surface region;

a third substrate having a fourth surface with an amorphized fourth surface region; and

said third surface bonded to said fourth surface.

83. (New) A structure as recited in claim 81, wherein said first and second substrates

are selected from Si, InGaAs, InP, GaAs, Ge and SiC.

(New) A structure as recited in claim 81, wherein:

said first and second substrates each comprises a silicon substrate; and said first and second surfaces each comprises a silicon surface.

87. (New) A structure as recited in claim 81, wherein:

said first surface comprises a surface exposed to a boron-containing plasma; and said second surface comprises a surface exposed to a boron-containing plasma.

88. (New) A structure as recited in claim 81, wherein:

said first surface comprises a surface exposed to an inert gas plasma; and said second surface comprises a surface exposed to an inert gas plasma.

(New) A structure as recited in claim \$1, wherein: said first surface comprises an ion-implanted surface; and said second surface comprises an ion-implanted surface.

(New) A structure as recited in claim \$1, wherein:

said first surface comprises a surface implanted with one of boron and arsenic; and said second surface comprises a second surface implanted with one of boron and

1. (New) A structure as recited in claim 8, comprising:

boron-boron covalent bonds formed between said first and second substrates.

92. (New) A bonded structure, comprising:

a first substrate of substantially one first material amorphized substantially only in a first surface of said first material; and

a second substrate of substantially one second material amorphized substantially only in a second surface of said second material;

said first surface being bonded to said second surface to form a bonded pair of substrates.

(New) A structure as recited in claim 2, comprising:

one of said first and second substrates of said bonded pair being amorphized only in said first surface and in a third surface of said first material;

a third substrate of substantially one third material amorphized only in a third surface of said third material; and

said third surface bonded to said fourth surface.

(New) A structure as recited in claim 92, wherein said first and second substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC

56%. (New) A structure as recited in claim 2, wherein:

said first and second substrates each comprises a silicon substrate; and

said first and second surfaces each comprises a silicon surface.

796. (New) A structure as recited in claim 92, wherein:

said first surface comprises a substantially planar surface of a first silicon layer formed on said first device; and

said second surface comprises a substantially planar surface of a second silicon layer formed on said second device.

57. (New) A structure as recited in claim 92, wherein:

said first surface comprises a surface exposed to a boron-containing plasma; and said second surface comprises a surface exposed to a boron-containing plasma.

98. (New) A structure as regitted in claim 92, wherein:

said first surface comprises a surface exposed to an inert gas plasma; and said second surface comprises a surface exposed to an inert gas plasma.

99. (New) A structure as recited in claim \$2, wherein: said first surface comprises a surface implanted with one of boron and arsenic; and said second surface comprises a surface implanted with one of boron and arsenic. 00. (New) A structure as recited in claim 90, comprising: boron-boron covalent bonds formed between said first and second substrates. A02. (New) A structure as recited in claim 54, wherein: said amorphized first and second surfaces are each in the range of a few nm in 21. 162. (New) A structure as recited in claim \$4, wherein: said amorphized first and second layers each comprises a few monolayers of boron. 10. 1/3 104. (New) A structure as recited in claim 44, wherein: said first and second amorphous layers are each in the range of a few nm in thickness. 105. (New) A structure as recited in claim 44, wherein said first and second layers each comprise a few monolayers of boron. 12 106. (New) A structure as recited in claim 44, wherein: said first surface comprises an amorphous boron-containing layer; and said second surface comprises an amorphous boron-containing layer. 13.14. (New) A structure as recited in claim 4, wherein: said first surface comprises a surface exposed to a boron-containing plasma; and said second surface comprises a surface exposed to a boron-containing plasma. 108. (New) A structure as recited in claim 44, wherein: said first surface comprises a first surface exposed to an inert gas plasma; and

said second surface comprises a second surface exposed to an inert gas plasma.

P 1/10/11

108 109. (New) A structure as recited in claim 44, wherein:

said first surface comprises an ion-implanted surface; and

said second surface comprises an ion-implanted surface implanted.

REMARKS

Favorable reconsideration of this application is respectfully requested.

The specification has been amended to correct three minor typographical errors noted upon review of the application.

Claims 44-109 are now present in this application, claims 1-43 being canceled and claims 59-109 being added by way of the present amendment. Claims 54-58 stand objected to under 37 C.F.R. §1.75 as being substantially duplicate of respective claims 44, 46, 49, 51 and 53. Claim 48 stands rejected under 35 U.S.C. §112, second paragraph. Claims 44-46, 54 and 55 stand rejected under 35 U.S.C. §102(b) as anticipated by U.S. 5,783,477 (Kish, Jr. et al), claims 44, 47, 49-54 and 56-58 stand rejected under 35 U.S.C. §102(e) as anticipated by U.S. 6,120,917 (Eda), and claim 48 stands rejected under 35 U.S.C. §103(a) as unpatentable over Eda in view of U.S. 6,143,628 (Sato et al).

Regarding the objection under 37 C.F.R. §1.75, claim 44 recites first and second substrates having respective first and second surfaces, and first and second layers formed in the first and second surfaces, respectively. Claim 54 recites amorphized first and second surfaces each containing boron. Claim 44 does not mention boron, and thus the claims are clearly of different scope and cannot be considered duplicates of each other. Withdrawal of the objection under 37 C.F.R. §1.75 is respectfully requested.

Claim 48 was rejected since it was found unclear whether the devices are formed



before or after the formation of the amorphous layers, and being unclear as to how the first and second silicon layers are related to the first and second amorphous layers. First, it does not matter when the device are formed, as claim 48 goes to structure. The claim has been broaden by removing the silicon layer element, simultaneous rendering moot the §112 rejection.

O Does? New marker

Turning to the rejection over Kish, Jr. et al (hereafter "Kish"), the Office Action refers to element 95 as the first surface of a first substrate. However, reference numeral 95 refers to bonding layer 95 formed on the semiconductor layer. There is no suggestion of any nearly-amorphized layers formed in a substrate. Kish simply have amorphous regions in a layer formed on the substrate. There is therefore no suggestion of claim 44 and withdrawal of the rejection of claim 44 is respectfully requested.

In claim 54, first and second substrates are recited each having an amorphized surface containing boron. The Office Action describes claim 54 as containing "method of making characteristics" referring to forming an amorphous layer by exposing the substrate to boron ambient. To the contrary, claim 54 recites simply structure and contains no method of making "characteristics" or any language that could lead to a determination that claim 54 is a "product-by-process" claim. Claim 54 recites a surface containing boron, and does not contain any language regarding how the boron comes to be in the amorphized first surface, or any steps in making the structure. A surface containing boron is clearly a structural element. As an example, a surface that does not contain boron is different in structure from one that contains boron. Claim 54 recites purely structure and its treatment as a product-by-process claim is improper.

In order to properly reject claim 54, the prior art must show first and second substrates each having an amorphized surface, the surfaces containing boron. The Office

Action has not identified any reference having these elements. In other words, there has been no case of obviousness or anticipation set forth in the Office Action. The claim has simply been improperly treated as a method claim, while the claim recites no method elements, but only structure. Accordingly, allowance of claim 54 is in order.

Regarding the rejection over Eda, the Office Action refers to reference numeral 8 as a first amorphous layer formed in the first surface. Layer 8 is not an amorphous layer formed in the first surface but is rather, as described in column 12 in Example 8, an inorganic thin film formed on substrate 1. Claim 44 recites nearly amorphized layers formed in the surface of the substrates. Here, layer 8 is an inorganic film formed on substrate 1. There is no suggestion of any nearly amorphized layer in the surface of a substrate. There is only the teaching of an inorganic thin film formed on a substrate. Accordingly there is clearly no suggestion of claim 44 in Eda and withdrawal of this rejection is respectfully requested.

The same problems with the rejection of claim 54 over Kish noted above also apply to Eda. There is no suggestion of any structure having an amorphized layer containing boron in Eda. Treatment of the claim as a method or product-by-process claim is improper since claim 54 only recites structure, and further the Office Action has identified no prior art having the structure of claim 54. Accordingly, withdrawal of the rejection of claim 54 over Eda is also respectfully requested.

In the rejection of claim 48 over the combination of Eda and Sato et al (hereafter "Sato"), the Office Action refers to an layer 14 as an amorphous layer. The non-porous layer 14 is formed on layers 12 and 13. Claim 48 recites a nearly-amorphized layer formed in the substrate and there is no suggestion of such a layer in Sato. Clearly, Sato fails to disclose or suggest the structure of claim 48 and thus the rejection over the combination of Eda and Sato



also does not suggest the structure of claim 48. Accordingly, withdrawal of the rejection of claim 48 is also respectfully requested.

It is respectfully submitted that the present application is in condition for allowance and a favorable decision to that effect is respectfully requested.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters Registration No. 28,870

Carl E. Schlier Registration No. 34,426 Attorneys of Record

22850

(703) 413-3000

(703) 413-2220 (fax)

EHK:CES/cct

I:\atty\CES\149840US-am.wpd



Marked-Up Copy
Serial No: __09/635,272__
Amendment Filed on:
______ June 21, 2001

IN THE SPECIFICATION

Please amend the paragraph on page 1, beginning at line 15 as follows:

--For many optoelectronic and electronic device applications, homo-epitaxial single crystalline layers consisting of same material with same crystalline orientation but different doping types or levels are necessary. For some device applications, active layers comprising single crystalline dissimilar materials are required. The active layers should be high crystallographic quality with interfaces that are thermally conductive and almost optical loss free. Conventional hetero-epitaxial growth techniques applied to these lattice mismatched active layers usually result in a large density of threading dislocations in the bulk of the layers. Bonding of single crystalline wafers of identical or dissimilar materials is an unique alternative approach to the epitaxial growth. Not only highly lattice-mismatched wafers can be bonded but also wafers with different crystalline orientations can be combined. Ideally, the mismatches of single crystalline bonding wafers are accommodated by dislocations (in lattice-mismatch case) or an amorphous layer (in orientation-mismatch case) localized at the bonding interface with no defects generated in the bulk area. This approach is termed [expitaxial-like] epitaxial-like bonding. The epitaxial-like bonding can also be employed to prepare unique devices by integrating already processed device layers.--



Please amend the paragraph on page 3, beginning at line 24 as follows:

--These and other objects of the present invention are provided by a method for bonding first and second substrates including steps of preparing substantially oxide-free first and second surfaces of respective first and second substrates, creating a surface defect region in each of said first and second surfaces, and bonding said first and second surfaces.

Creating the defective region may include plasma-treating the first and second surfaces of the first and second substrates with a plasma, and preferably a boron-containing plasma. The plasma-treating step may utilize a plasma in reactive ion etch (RIE) mode using B₂H₆ gas, and possibly a mixture of B₂H₆, He, and Ar gases. Other gas plasmas, such as [Armay] Δr may also be used.--

Please amend the paragraph on page 13, beginning at line 14 as follows:

--A fourth embodiment of the present invention is to use As [(arseniic)] (arsenic) ion implantation to silicon wafers to form an amorphous layer on the wafer surface. Method steps for an As ion implantation treatment bonding process follow the steps shown in FIG. 1. After cleaning [and removing any oxide layer], As ion implantation is performed at an energy of 180 keV with a dose of 9x10¹⁴/cm². Any oxide layer then is removed prior to bonding. The As doping concentration peak of 8x10¹⁹/cm³ is located at ~1150 Å from the silicon surface. Although this implantation induced a very low As doping on the wafer surface, an amorphous layer with 1650 Å thick was formed as confirmed both by a Monte Carlo simulation and TEM measurement (FIG. 10). The thickness of the amorphous layer can vary and is not limited to the value of this example. For instance, other ions may be implanted to create the amorphous layer. Arsenic is a dopant, and there are applications when it is desired not to dope the substrate so another ion, such as a non-doping ion like Ar, would be chosen.--



IN THE CLAIMS

44. (Amended) A bonded structure, comprising:

a first substrate having a first surface, a first [amorphous] nearly-amorphized layer formed in said first surface; and

a second substrate having a second surface, a second [amorphous] nearly-amorphized layer formed in said second surface;

said first surface being bonded to said second surface to form a bonded pair of substrates.

45. (Amended) A structure as recited in claim 44, comprising:

one of said first and second substrates of said bonded pair having a third surface, said third surface having [an amorphous] a nearly-amorphized layer;

a third substrate having a fourth surface, a fourth [amorphous] nearly-amorphized layer formed in said fourth surface; and

said third surface bonded to said fourth surface.

48. (Amended) A structure as recited in claim 44, wherein:

said first and second substrates comprise respective first and second semiconductor devices[;

said first surface comprises a substantially planar surface of a first silicon layer formed on said first device; and

said second surface comprises a substantially planar surface of a second silicon layer formed on said second device].

54. (Amended) A bonded structure, comprising:

a first substrate having an amorphized first surface, [and] said first surface containing boron;



a second substrate having an amorphized second surface, [and] said second surface containing boron; and

said first surface being bonded to said second surface to form a bonded pair of substrates.

BEST COPY

Transaction History Date 2001-09-17
Date information retrieved from USPTO Patent
Application Information Retrieval (PAIR)
system records at www.uspto.gov



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS

Washington, D.C. 20231

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO 09/6384.0770 09/09/00 TONG Q. 2025-0180-20 **EXAMINER** 022850 MM91/0917 OBLON SPIVAK MCCLELLAND MAJER & NEUSTADT PAPER NUMBER FOURTH FLOOR **ART UNIT** 1755 JEFFERSON DAVIS HIGHWAY ARLINGTON VA 22202 2815 DATE MAILED: 09/17/01

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

PTO-90C (Rev. 2/95)

3.00		Application No.	Applicant(s)			
Office Action Summary		09/635,272	TONG, QIN-YI			
		Examiner	Art Unit			
		José R. Díaz	2815			
Period fo	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the	correspondence address			
THE I - Exten after - If the - If NO - Failu - Any r	ORTENED STATUTORY PERIOD FOR REPLING DATE OF THIS COMMUNICATION. SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be to your within the statutory minimum of thirty (30) do will apply and will expire StX (6) MONTHS from the specification to become ABANDON.	imely fited ays will be considered timely. m the mading date of this conmunication. ED (35 U.S.C. § 133).			
1)	Responsive to communication(s) filed on 21.	June 2001 .				
2a)⊠	<u> </u>	nis action is non-final.				
3)	Since this application is in condition for allow closed in accordance with the practice under					
Disposit	ion of Claims					
•	Claim(s) 44-108 is/are pending in the applicat	tion.				
-	4a) Of the above claim(s) is/are withdra					
	Claim(s) is/are allowed.					
	Claim(s) 44-108 is/are rejected.					
·	Claim(s) is/are objected to.					
•	Claim(s) are subject to restriction and/o	or election requirement.				
, —	ion Papers	•	•			
	The specification is objected to by the Examine	er.				
•	The drawing(s) filed on is/are: a)☐ acce		aminer.			
, <u></u>	Applicant may not request that any objection to the					
11)	The proposed drawing correction filed on	_ is: a)☐ approved b)☐ disapp	roved by the Examiner.			
	If approved, corrected drawings are required in re	ply to this Office action.				
12)	The oath or declaration is objected to by the Ex	kaminer.				
Priority (under 35 U.S.C. §§ 119 and 120					
13)	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. § 119	(a)-(d) or (f).			
a)	☐ All b)☐ Some * c)☐ None of:					
	1. Certified copies of the priority documen	ts have been received.				
	2. Certified copies of the priority documents have been received in Application No.					
* !	Copies of the certified copies of the price application from the International Bussee the attached detailed Office action for a list.	ureau (PCT Rule 17.2(a)).				
	Acknowledgment is made of a claim for domest					
	The translation of the foreign language pr Acknowledgment is made of a claim for domes	ovisional application has been re	eceived.			
Attachmer	-	tio priority under 50 0.0.0. 33 1				
1) Notice 2) Notice	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informa	ary (PTO-413) Paper No(s) al Patent Application (PTO-152)			
U.S. Patent and PTO-326 (R)	Frademark Office	Action Summary	Part of Paper No. 9			

TSMC1002

Art Unit: 2815

DETAILED ACTION

Claim Objections

> Claim 80 is objected to because of the following informalities: the phrase --

covalent bonds-- should be added between "boron-boron" and "formed between..."

Appropriate correction is required.

> The numbering of claims is not in accordance with 37 CFR 1.126 which

requires the original numbering of the claims to be preserved throughout the

prosecution. When claims are canceled, the remaining claims must not be renumbered.

When new claims are presented, they must be numbered consecutively beginning with

the number next following the highest numbered claims previously presented (whether

entered or not).

Misnumbered claims 102-109 been renumbered 101-108. Claim Rejections - 35

USC § 112

➤ The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

> Claims 68, 82, 101, and 103 are rejected under 35 U.S.C. 112, second

paragraph, as being indefinite for failing to particularly point out and distinctly claim the

subject matter which applicant regards as the invention. It is not clear to the Examiner

the range of thickness claimed by Applicant. Correction is required.

Claim Rejections - 35 USC § 102

> The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102

that form the basis for the rejections under this section made in this Office action:

TSMC1002

Page 2

Page 126 of 200

Art Unit: 2815

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United

States

> Claims 44, 47, 50, 70-71, 74-75, 77, 81-82, 86, 88, 92, 95-96, 103 and 107

are rejected under 35 U.S.C. 102(b) as being anticipated by Takagi et al.

("Transmission Electron Microscope Observations of Si/Si Interface Bonded at Room

Temperature by Ar Beam Surface Activation", Jpn. J. Appl. Phys. Vol. 38, Part 1, No.

3A, pp. 1589-1594, March 1999).

Regarding claims 44, 47, 50, 70-71, 74-75, 77, 81-82, 86, 88, 92, 95-96, 103 and

107, Takagi et al. teach a bonded structure (see pages 1589-1594) comprising: a first

substrate having a first surface, a first nearly-amorphized layer formed in said first

surface; and a second substrate having a second surface, a second nearly-amorphized

layer formed in said second surface; said first surface being bonded to said second

surface to form a bonded pair of substrates (see Figure 2). Furthermore, Takagi et al.

teach that nearly-amorphized layers are formed in substantially oxide-free surfaces (see

Figure 2).

Claim Rejections - 35 USC § 103

> The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter pertains.

Patentability shall not be negatived by the manner in which the invention was made.

TSMC1002

Page 3

Page 127 of 200

IPR of U.S. Pat. No. 6,563,133

Art Unit: 2815

Claims 44-108 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kish, Jr. et al. (US Patent No. 5,783,477) in view of Fujii et al. (US Patent No.

4,963,505).

Regarding claims 44, 47-48, 53-54, 58-59, 63-64, 66, 68-69, 74, 80-83, 86, 91-92, 95-96, and 100-105, Kish, Jr. et al. teach a bonded structure (see columns 1-10) comprising: a first substrate having a first surface (95), a first amorphous layer (91) formed in said first surface; and a second substrate having a second surface (93), a second amorphous layer (91) formed in said second surface; said first surface being bonded to said second surface to form a bonded pair of substrates (see Figure 9). Furthermore, Kish, Jr. et al. teach that the amorphous layers are formed by ion implantation (see col. 8, lines 22-25). However, Kish, Jr. et al. do not teach the type of impurities used to form the amorphous layer during the ion implantation step. Fujii et al. teach that is well known in the art to form nearly-amorphized layers by implanting ions (i.e. boron or arsenic) in a polycrystalline silicon layer (see col. 8, lines 61-65). Therefore, it would have been obvious to one having ordinary skill in the art at the same time the invention was made to modify Kish, Jr. et al. to include the limitation of forming the nearly-amorphized layer by implanting boron or arsenic in a substrate comprised of a polysilicon layer. The ordinary artisan would have been motivated to modify Kish, Jr. et al. in the manner described above for at least the purpose of providing a semiconductor device that can operate effectively without being influenced by variations of the electric potential in the substrate.

Page 4

Art Unit: 2815

Regarding claims 46, 55, 62, 73, 85 and 94, Kish, Jr. et al. teach that the

substrates are selected from Si, InGaAs, InP, GaAs, Ge and SiC (see col. 3, lines 51-

67).

Regarding claims 67, 70-71 and 75, Kish, Jr. et al. teach that the first and second

surfaces are substantially oxide-free (see Figure 9).

Regarding claims 45, 60-61, 72, 84, and 93, it would have been obvious to one

having ordinary skill in the art at the time the invention was made to bond additional

substrates to the bonded structure since it has been held that mere duplication of the

essential working parts of a device involves only routine skill in the art. St. Regis Paper

Co. v. Bemis Co., 193 USPQ 8.

Regarding claims 49-52, 56-57, 65, 76-79, 87-90, 97-99 and 106-108 the

claim(s) contain method of making characteristics (i.e. "exposed to a boron-containing

plasma", "exposed to an inert gas plasma", "implanted with boron", and "implanted with

arsenic") given no patentable weight in determining patentability of the final device

structure. Note that a "product by process" claim is directed to the product per se, no

matter how actually made, in re Brown, 173 USPQ 685; in re Luck, 177 USPQ 523; in

re Fessmann, 180 USPQ 324; In re Avery, 186 USPQ 161; In re Wertheim, 191 USPQ

90 (209 USPQ 554 does not deal with this issue); In re Marosi et al. 218 USPQ 289;

and particularly In re Thorpe, 227 USPQ 964, all of which make it clear that it is the

patentability of the final product per se which must be determined in a "product by

process" claim, and not the patentability of the process, and that an old or obvious

product produced by a new method is not patentable as a product, whether claimed in

TSMC1002

Page 5

Art Unit: 2815

"product by process" claims or not. Note that applicant has the burden of proof in such

cases, as the above case law makes clear.

Response to Arguments

> Applicant's arguments with respect to claims 44-108 have been considered

but are moot in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented

in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP

§ 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37

CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not

mailed until after the end of the THREE-MONTH shortened statutory period, then the

shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

the advisory action. In no event, however, will the statutory period for reply expire later

than SIX MONTHS from the date of this final action.

Correspondence

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to José R. Díaz whose telephone number is (703) 308-

6078. The examiner can normally be reached on 8:00 - 5:00 Monday through Fridays.

TSMC1002

Page 6

Page 130 of 200

Art Unit: 2815

Page 7

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (703) 308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

JRD September 10, 2001

EDDIE LEE

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

			Application/Col 09/635,272	Reexa		pplicant(s)/Patent Under eexamination ONG, QIN-YI		
Notice of References Cited		Examiner				1 + 5 1		
			José R. Díaz		2815	2815 Fage 1 of 1		
			U.S. PATENT DOCUMEN	ITS				
	Document Number Country Code-Number-Kind Code	Date MM-YYYY		Name		Classi	fication	
A	US-4,963,505	10-1990	Fujii et al.			438	405	
В	US-							
С	US-							
D	US-							
E	US-							
F	US-							
G	US-							
Н	US-						, .	
1	US-							
J	US-							
К	US-							
L	US-							
М	US-							
	<u> </u>		FOREIGN PATENT DOCUM	MENTS				
	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	N	ame	Class	fication	
N							}	
0								
Р								
Q								
R								
\$								
Т								
	4		NON-PATENT DOCUME					
	Inclu	de as applicabl	e: Author, Title Date, Publish	er, Edition or Vol	ume, Pertinent Pages	s)	· · · · · · · · · · · · · · · · · · ·	
U								
V								
				/				
W								
x								
	his reference is not being furnished with	his Office action	(See MDED 8 707 05(a))					

			1-10
	Application No.	Applicant(s)	7. 10
Interview Summary	09/635,272	TONG, QIN-YI	12/5/0
,	Examiner	Art Unit	
	José R. Díaz	2815	
All participants (applicant, applicant's representative, F	PTO personnel):		
(1) José R. Díaz.	(3) Carl Schlier.		
(2) Eddie Lee.	(4)		
Date of Interview: 05 December 2001.			1
Type: a)☐ Telephonic b)☐ Video Conference c)⊠ Personal [copy given to: 1)☐ applican	t 2)⊠ applicant's repres	entative]	
Exhibit shown or demonstration conducted: d) Yes	s e)⊠ No.		į
Claim(s) discussed: 44-108			
Identification of prior art discussed: <u>Takagi et al.; Kish,</u>	Jr. et al.; and Fujii et al.	•	ı
Agreement with respect to the claims f) was reach	ed. g)⊠ was not reached	i. h)□ N/A.	
Substance of Interview including description of the gen reached, or any other comments: <u>Discussion focused different between the structure of the references and to does not show a nearly amorphized layer.</u> (A fuller description, if necessary, and a copy of the anallowable, if available, must be attached. Also, where	on the oustanding grounds the invention. Further, Application for the invention of the examination of the ex	of rejection. Applicant cant argued how the r ner agreed would rend	ergued the efereence
allowable is available, a summary thereof must be atta		that would render the	Sidillis
 i) It is not necessary for applicant to provide checked). 	a separate record of the su	bstance of the intervie	ev/(if box is
Unless the paragraph above has been checked, THE FMUST INCLUDE THE SUBSTANCE OF THE INTERV action has already been filed, APPLICANT IS GIVEN CONTROL OF THE SUBSTANCE OF THE INTERV reverse side or on attached sheet.	IEW. (See MPEP Section 7 ONE MONTH FROM THIS I	'13.04). If a reply to th NTERVIEW DATE TO	he last Office DIFILE A
		•	
	•	a company of the contract of t	
Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.	——————————————————————————————————————	's signature, if require	d

U.S. Patent and Trademark Office PTO-413 (Rev. 03- 98)

Interview Summary

Paper No. 10.

Docket No.

149840US-20

IN RE APPLICATION OF: Qin-Yi TONG

SERIAL NO: 09/635,272

FILED:

August 9, 2000

FOR:

A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE...

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

Transmitted herewith is an amendment in the above-identified application.

No additional fee is required

Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed.

Additional documents filed herewith: Marked-Up Copy

The Fee has been calculated as shown below:

CLAIMS	CLAIMS REMAINING		HIGHEST NUMBER PREVIOUSLY PAID	NO. EXTRA CLAIMS	RATE	CALCULATIONS
TOTAL	61	MINUS	66	0	× \$18 =	\$0.00
INDEPENDENT	6	MINUS	6	0	× \$84 =	\$0.00
		□ MUL	TIPLE DEPENDENT	CLAIMS	+ \$280 =	\$0.00
		TOTAL OF ABOVE CALCULATIONS				\$0.00
		☐ Reduction by 50% for filing by Small Entity				\$0.00
,		☐ Recordation of Assignment + \$40 =			\$0.00	
TOTAL			\$0.00			

A check in the amount of П

is attached.

- Please charge any additional Fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.
- If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

Tel. (703) 413-3000

Fax. (703) 413-2220 (OSMMN 10/00)

EHK/CES/maj

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

"RESPONSE UNDER 37 CFR 1.116-

GROUP.

EXPEDITED, PROCEDURE EXAMINING

TECHNOLOGY CENTER 280

Eckhard H. Kuesters

Registration No. 28.870

Carl E. Schlier

Registration No. 34,426

> **TSMC1002** IPR of U.S. Pat. No. 6,563,133

"RESF BE UNDER 37 CFR 1.116-EXPEL. D PROCEDURE EXAMINING GROUP 2815"

149840US-20

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF:

QIN-YI TONG

: EXAMINER: J. DIAZ

SERIAL NO: 09/635,272

FILED: AUGUST 9, 2000

GROUP ART UNIT: 2815

FOR: METHOD OF EPITAXIAL-LIKE

WATER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

AMENDMENT UNDER 37 CFR §1.116

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

Responsive to the Office Action dated September 17, 2001, please amend the above-identified application as follows:

IN THE CLAIMS

Please cancel claims 50, 77, 88, 98 and 108 without prejudice.

Please amend the claims as shown in the marked-up copy to read as follows:

1. 4. (Twice Amended) A bonded structure, comprising:

a first substrate having a first surface, a first nearly-amorphized layer containing one of boron and arsenic formed uniformly over said first surface; and

a second substrate having a second surface, a second nearly-amorphized layer containing one of boron and arsenic formed uniformly over said second surface;

Page 135 of 200

TSMC1002 IPR of U.S. Pat. No. 6,563,133

-1-

/13



said first surface being bonded to said second surface to form a bonded pair of substrates.

15. 54. (Amended) A bonded structure, comprising:

a first substrate having a first surface, substantially all of said first surface being amorphized and containing boron;

a second substrate having a second surface, substantially all of said second surface being amorphized and containing boron; and

said first surface being bonded to said second surface to form a bonded pair of substrates.

22. 50. (Amended) A bonded structure, comprising:

a first substrate having a first surface, a first amorphous arsenic-containing layer formed in substantially all of said first surface; and

a second substrate having a second surface, a second amorphous arsenic-containing layer formed in substantially all of said second surface;

said first surface being bonded to said second surface to form a bonded pair of substrates.

33.70. (Amended) A bonded structure, comprising:

a first substrate having a substantially oxide-free first surface, a substantial portion of said first surface being amorphized and containing one of boron and arsenic; and

a second substrate having a substantially oxide-free second surface, a substantial portion of said first surface being amorphized and containing one of boron and arsenic;

said first surface being bonded to said second surface to form a bonded pair of substrates.

3.92. (Amended) A bonded structure, comprising:

Ky Ky

-2-



a first substrate of substantially one first material amorphized substantially only in a first surface of said first material and containing one of boron and arsenic; and

a second substrate of substantially one second material amorphized substantially only in a second surface of said second material and containing one of boron and arsenic;

said first surface being bonded to said second surface to form a bonded pair of substrates.

REMARKS

Favorable reconsideration of this application is respectfully requested.

Claims 44-49, 51-76, 78-87, 89-97 and 99-109 are now present in this application, claims 50, 77, 88, 98 and 108 being canceled by way of the present amendment. Claims 68, 82, 101 and 103 stand rejected under 35 U.S.C. §112, second paragraph. Claims 44, 47, 50, 70, 71, 74, 75, 77, 81, 82, 86, 88, 92, 95, 96, 103 and 107 stand rejected under 35 U.S.C. §102(b) as anticipated by Takagi et al. Claims 44-108 stand rejected over U.S. 5,783,477 (Kish, Jr. et al) in view of U.S. 4,963,505 (Fujii et al).

The §112 rejection is based on lack of definiteness regarding the recited range. The word "few" appears to be the source. A "few" is an easily understood value. One skilled in the art would not be confused by what constitutes, for example, a few nm. Withdrawal cf this rejection is respectfully requested.

The Applicants greatly appreciate the interview with Examiner Diaz, and his supervisor Mr. Lee. During the interview the differences between the claimed invention and the prior art was discussed in detail. Specifically, Kish, Jr. et al (hereafter "Kish"), discloses layer 95 formed on the semiconductor layer and amorphous or polycrystalline regions 91 formed in a layer 95. Regions 91 are formed by selective patterning (see column 8, lines 18-



32) and are useful to direct current flow through the bonded structure (see FIG. 9). As pointed out in column 8, lines 25-32, the areas where regions 91 meet create non-ohmic contact regions. As the main purpose of Kish is to form an ohmic contact (see the Abstract, for example), one skilled in the art would clearly not form regions 91 uniformly over the surface or over a substantial portion of the surface since the resulting large or complete non-ohmic contact would defeat the whole purpose of trying to form an ohmic contact.

There was some questions raised by Examiners Diaz and Lee over the terms like "substantial" and "uniform" regarding support in the specification and definiteness. The description clearly shows the treatment to produce the amorphized or nearly-amorphized surfaces, such as the non-limiting example of FIG. 2 where surface 202 extends over a substantial portion of the substrate. The support is clear. A term like "substantial" is very often used in this art recognizing that "substantially" is accurate as there may be some incompleteness or nonuniformity due to the realities of physical materials, or the presence of some structure or material on the surface preventing completeness or absoluteness. Terms like "substantial" as used in the claims are definite and convey the subject matter of the invention sought to be protected to one skilled in the art.

Clearly, in Kish, there is no suggestion of any nearly-amorphized layer in claim 44, the amorphized surface of claim 54, the amorphous layer of claim 59, the amorphized surface of claim 70, or the surface of claim 92. Kish does not suggest the claimed surfaces but clearly only has specific regions containing amorphous or polycrystalline material to direct current flow.

The Fujii et al patent is only offered to teach implanting certain species. Even if this reference could be combined with Kish, only the same regions in Kish would result. The combination also does not suggest the claimed invention.

The pending claims as amended above were also not rejected over <u>Takagi et al</u>. The pending claims are patentable over <u>Takagi et al</u>.

Claim 81 recites the depth of the region to be a few nm, which has not been shown in any reference or is even discussed in the Office Action. The Office Action demonstrates that the burden of showing every element of claim 81 to be disclosed or suggested by the prior art has not been met. Thus, allowance of claim 81 is in order.

The present amendment is submitted under the provisions of 37 CFR §1.116 governing the entry of amendments after final rejection. As stated in MPEP §712.14, amendments placing an application in condition for allowance may be entered. The amendments above are believed to place the application in condition for allowance. Also, Examiners Diaz and Lee recognized that there were issues regarding the appropriateness of the rejections based upon the language of the claims pending before the issuance of this Office Action, such as claim 83 reciting a substantial portion and claim 81 reciting a depth of the regions. Closing examination at this point does not appear to be warrented.

It is respectfully submitted that the present application is in condition for allowance and a favorable decision to that effect is respectfully requested.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters Registration No. 28,870

Carl E. Schlier Registration No. 34,426 Attorneys of Record

22850

(703) 413-3000 (703) 413-2220 EHK/CES/maj I:\atty\CES\149840US-af.wpd 149840US-20

Marked-Up Copy

Serial No: 09/635,272

Amendment Filed

12-7-0

IN THE CLAIMS

44. (Twice Amended) A bonded structure, comprising:

a first substrate having a first surface, a first nearly-amorphized layer containing one of boron and arsenic formed [in] uniformly over said first surface; and

a second substrate having a second surface, a second nearly-amorphized layer containing one of boron and arsenic formed [in] uniformly over said second surface;

said first surface being bonded to said second surface to form a bonded pair of substrates.

54. (Amended) A bonded structure, comprising:

a first substrate having [an amorphized] a first surface, <u>substantially all of</u> said first surface <u>being amorphized and</u> containing boron;

a second substrate having [an amorphized] a second surface, substantially all of said second surface being amorphized and containing boron; and

said first surface being bonded to said second surface to form a bonded pair of substrates.

59. (Amended) A bonded structure, comprising:

a first substrate having a first surface, a first amorphous arsenic-containing layer formed in substantially all of said first surface; and

a second substrate having a second surface, a second amorphous arsenic-containing layer formed in <u>substantially all of said second surface</u>;

said first surface being bonded to said second surface to form a bonded pair of substrates.

70. (Amended) A bonded structure, comprising:

a first substrate having [an amorphized] a substantially oxide-free first surface, a substantial portion of said first surface being amorphized and containing one of boron and arsenic; and

a second substrate having [an amorphized] a substantially oxide-free second surface, a substantial portion of said first surface being amorphized and containing one of boron and arsenic;

said first surface being bonded to said second surface to form a bonded pair of substrates.

92. (Amended) A bonded structure, comprising:

a first substrate of substantially one first material amorphized substantially only in a first surface of said first material and containing one of boron and arsenic; and

a second substrate of substantially one second material amorphized substantially only in a second surface of said second material and containing one of boron and arsenic;

said first surface being bonded to said second surface to form a bonded pair of substrates.





UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/635,272	08/09/2000	Qin-Yi Tong	2025-0180-20	5(12
22850	7590 12/21/2001			
OBLON SPIVAK MCCLELLAND MAIER & NEUSTADT PC FOURTH FLOOR 1755 JEFFERSON DAVIS HIGHWAY ARLINGTON, VA 22202		EXAMINER		
		DIAZ, JO	OSE R	
			ART UNIT	PAPER NUMBER
			2815	101
			DATE MAILED: 12/21/2001	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

	Application No.	Applicant(s)	
Advisory Action	09/635,272	TONG, QIN-YI	
Advisory Action	Examiner	Art Unit	
	José R. Díaz	2815	
The MAILING DATE of this communication a	appears on the cover shee	t with the correspondence address -	
THE REPLY FILED 07 December 2001 FAILS TO F Therefore, further action by the applicant is required final rejection under 37 CFR 1.113 may only be eithe condition for allowance; (2) a timely filed Notice of A Examination (RCE) in compliance with 37 CFR 1.114	to avoid abandonment o er: (1) a timely filed amer ppeal (with appeal fee); (f this application. A proper reply to idment which places the application	ra n in
PERIOD FOR	REPLY [check either a)	or b)]	
a) \boxtimes The period for reply expires <u>3</u> months from the mailing d			
b) The period for reply expires on: (1) the mailing date of this event, however, will the statutory period for reply expire la ONLY CHECK THIS BOX WHEN THE FIRST REPLY V 706.07(f). Extensions of time may be obtained under 37 CFR 1.136(a). The been filed is the date for purposes of determining the period of 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shore	ter than SIX MONTHS from the WAS FILED WITHIN TWO MO he date on which the petition und extension and the corresponding	mailing date of the final rejection. NTHS OF THE FINAL REJECTION. See MF ler 37 CFR 1.136(a) and the appropriale exten amount of the fee. The appropriate extension	PEP nsion fee n fee under
(b) above, if checked. Any reply received by the Office later than three earned patent term adjustment. See 37 CFR 1.704(b).	ee months after the mailing date	of the final rejection, even if timely filed, may re	educe an y
1. A Notice of Appeal was filed on Appell 37 CFR 1.192(a), or any extension thereof (37			
2. The proposed amendment(s) will not be entere	ed because:		
(a) 🛛 they raise new issues that would require f	urther consideration and	or search (see NOTE below);	
(b) they raise the issue of new matter (see N	ote below);		
(c) they are not deemed to place the application issues for appeal; and/or	tion in better form for app	peal by materially reducing or simpl	ifying the
(d) they present additional claims without ca	nceling a corresponding	number of finally rejected cla ms.	
NOTE: See Continuation Sheet.			
3. Applicant's reply has overcome the following r	ejection(s):	•	
4. Newly proposed or amended claim(s) w canceling the non-allowable claim(s).	ould be allowable if subr	nitted in a separate, timely filed am	endm e nt
5. The a) affidavit, b) exhibit, or c) reque application in condition for allowance because		s been considered but does NOT pl	ace the
6. The affidavit or exhibit will NOT be considered raised by the Examiner in the final rejection.	d because it is not directe	ed SOLELY to issues which were no	∍wly
7. For purposes of Appeal, the proposed amenda explanation of how the new or amended claim			an
The status of the claim(s) is (or will be) as follows:	ows:		
Claim(s) allowed:			
Claim(s) objected to:			
Claim(s) rejected: 44-108			
Claim(s) withdrawn from consideration:		old discours and by the Evernines	
8. The proposed drawing correction filed on			•
9. Note the attached Information Disclosure Stat	ement(s)(P10-1449) Pa	iper No(s).	
10. Other:		CACA /	
		SUPERVISORY PATENT EXAMINER	
U.S. Patent and Trademark Office		TECHNOLOGY CENTER 2800	
PTO-303 (Rev. 04-01)	Advisory Action	Part of Paper No. 12	

Continuation Sheet (PTO-303) 09/635,272

Application No.

Continuation of 2. NOTE: The limitation regarding the amorphized substrate in the claimed device, as presented in the amendment, sets forth subject matter which was not considered in the finally rejected claim and hence presents new issues which require further consideration and/or search.

Transaction History Date 2001-12-26

Date information retrieved from USPTO Par Application Information Retrieval (PAIR) system records at www.uspto.gov

Docket No.

149840US20

ENT AND TRADEMARK OFFICE

IN RE APPLICATION OF:

Qin-Yi TONG

SERIAL NO:

FILED:

FOR:

09/635,272

August 9, 2000

EXAMINER: DIAZ, J.

2815

GAU:

A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

INFORMATION DISCLOSURE/RELATED CASE STATEMENT UNDER 37 CFR 1.97

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

Applicant(s) wish to disclose the following information.

REFERENCES

- The applicant(s) wish to make of record the references cited in the attached PCT International Search Report listed on the attached form PTO-1449. Copies of the listed references are attached, where required, as are either statements of relevancy or any readily available English translations of pertinent portions of any non-English language references.
- A check is attached in the amount required under 37 CFR §1.17(p).

RELATED CASES

- ☐ Attached is a list of applicant's pending application(s) or issued patent(s) which may be related to the present application. A copy of the patent(s), together with a copy of the claims and drawings of the pending application(s) is attached along with PTO 1449.
- A check is attached in the amount required under 37 CFR §1.17(p).

CERTIFICATION

- Each item of information contained in this information disclosure statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this statement.
- □ No item of information contained in this information disclosure statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the undersigned, having made reasonable inquiry, was known to any individual designated in 37 CFR §1.56(c) more than three months prior to the filing of this statement.

DEPOSIT ACCOUNT

Please charge any additional fees for the papers being filed herewith and for which no check is enclosed here with, or credit any overpayment to deposit account number 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters

Registration No.

28.870

Carl E. Schlier

Registration No.

34,426

James D. Hamilton Registration No. 28,421

EHK:CES:brf I:\atty\CES\149840.IDS Trans.wpd

Tel. (703) 413-3000

Fax. (703) 413-2220 (OSMMN 10/98)

TSMC1002

IPR of U.S. Pat. No. 6,563,133

							S	HEET	1 OF 1
Form PTO 1449 (Modified)	_	U.S. DEPARTMENT OF PATENT NOTRADE	F.COMMERCE MARK OFFICE	ATTY DOCKE	T NO. 149840US20		SERIAL I	NO. 09/635	5,272
LIST OF	REFE	RENCES CITED BY APPI	PLICANT 2001	APPLICANT	Q	ìin-Yi TON∙	G		
		NEC 2 0	2001 F	FILING DATE	August 9, 2000		GROUP	281	15
		MAL S IF	10:38	U.S. PATENT D	OCUMENTS		<u> </u>		
EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME	CLASS	SUB CLASS		LING DATE
A	AA	5,783,477	7/21/98	Kish, Jr. et al.					
1/1	AB	4,963,505	10/16/90	Fujii et al.			_		
M	AC	6,246,068	6/12/01	Sato et al.					
J/	AD	6,255,731	7/3/01	Ohmi et al.					
1	AE	6,143,628	11/7/00	Sato et al.				<u> </u>	
豹	AF	6,120,917	9/19/00	Eda	· · · · · · · · · · · · · · · · · · ·				1 4 Total Control
	AG								
	АН								P 44
	Al							· ·	,
	AJ						 		
	AK								•
	AL					+	 	 	
	АМ			 		+	 		
	AN						 		
			FO	REIGN PATENT	F DOCUMENTS		<u> </u>		
		DOCUMENT NUMBER	DATE		COUNTRY		YES	TRANSL, S	NOITA ON
	AO	!			<u> </u>				
	AP		<u> </u>						
	AQ								
	AR								
	AS								
	AT								
	AU								
	ΑV								
		OTHER REF	ERENCES (I	Including Autho	or, Title, Date, Pertine	ent Pages, e	tc.)	-	
	AW								
	AX								•
	AY								
									
	AZ				,		,		
xaminer						Date Cons	sidered	4/8;	1/20
Evaminer: Ini	<u>د</u>	eference is considered, wh	-ther or not	-trattan in in our	* MADED				
conformance	and no	t considered. Include copy	of this form	with next comm	Tormance with Mirer	609; Draw nr	ne through	citation i	notin

EHK:CES:brf I:\alty\CES\149840 PTO-1449.wpd

Docket No.:

C149840US-20

E UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Qin-Yi TONG

GAU:

SERIAL NO: 09/635,272

EXAMINER: Jose DIAZ

FILED:

August 9, 2000

FOR:

A METHOD OF EPITAXIAL-LIKE WAFER BONDING...

REQUEST FOR CONTINUED EXAMINATION (RCE) TRANSMITTAL

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

This is a request for Continued Examination (RCE) under 37 C.F.R. §1.114 of the above-identified application

Submission required under 37 C.F.R. §1.114

Previously Submitted:

Consider the amendment(s)/reply under 37 C.F.R. §1.116 previously filed on

December 7, 2001

□ Consider the arguments in the Appeal Brief or Reply Brief previously filed on

Enclosed:

□ Amendment/Reply

□ Information Disclosure Statement (IDS)

□ Other:

いとはなってい	
2002	1

FEES	RATE	CALCULATIONS.
□ Suspension of action on the above-identified application is requested under 37 C.F.R. §1.103(c) for a period of months.	\$130.00	\$0.00
■ RCE Fee required under 37 C.F.R. §1.17(e)	\$740.00	\$740.00
■ A ONE MONTH EXTENSION OF TIME IS REQUESTED		\$110.00
TOTAL OF ABOVE CALC	CULATIONS:	\$850.00
■ REDUCTION BY 50% FOR FILING AS SMALL ENTITY		\$-425.00
	TOTAL:	\$425.00

□ A check in the amount of

\$0.00

is enclosed

- Please charge any additional Fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.
- If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 CFR 1.136, and any additional fees required under 37 CFR 1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030. A duplicate of this sheet is enclosed.

01/02/2002 SLUANG1 0000004A 150030

09635272

01 FC:279

370.00 CH



Customer Number 22850 Tel. (703) 413-3000 Fax. (703) 413-2220

EHK/CES/maj I:\atty\CES\149840US.rce.wpd Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND. MAIEŔ & NEUSTAD

ullar Eckhard H. Kuesters

Registration No.

28,870

Carl E. Schlier

Registration No. 34,426



Docket No.

149840US-20

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

GAU:

EXAMINER: J. DIAZ

IN RE APPLICATION OF: Qin-Yi TONG

SERIAL NO: 09/635,272

FILED: August 9, 2000

FOR:

A METHOD OF EPITAXIAL-LIKE WAFER BONDING

REQUEST FOR EXTENSION OF TIME UNDER 37 C.F.R. 1.136

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

It is hereby requested that a one month extension of time be granted to January 17, 2002 for

- ☐ filing a response to the Official Action dated:
- responding to the requirements in the Notice of Allowability dated:
- ☐ filing the Formal Drawings. The Issue Fee due
- responding to the Notice to File Missing Parts of Application dated:
- filing an RCE. A timely response to the final rejection, due

December 17, 2001

has been timely filed.

has been filed

- ☐ filing an Appeal Brief. A Notice of Appeal was filed on:
- Applicant claims small entity status. See 37 CFR 1.27. Therefore, the fee amount shown below is reduced by

The required fee of \$55.00 is enclosed herewith by check and any further charges may be made against the Attorney of Record's Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,

28,870

Eckhard H. Kuesters

Registration No.

Carl E. Schlier

Registration No. 34,426

Tel. (703) 413-3000

Fax. (703) 413-2220 (OSMMN 11/98)

EHK/CES/maj

II:\Filler Work\149840US.eot1.wpd

51/75/2002 9:UBANG: 0050004 150030

09635272

व्हान है दर्शन

St 100 102

TSMC1002 IPR of U.S. Pat. No. 6,563,133



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patont and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

			www.tistple Bos		
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/635,272	08/09/2000	Qin-Yi Tong	2025-0180-20	5012	
22850 75	590 04/10/2002				
	AK MCCLELLAND	EXAMINER DIAZ, JOSE R			
	ON DAVIS HIGHWAY				
ARLINGTON,	VA 22202		ART UNIT	PAPER NUMBER	
			2815	1/2	
			DATE MAILED: 04/10/2002	10	

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

		A	1/
	Application No.	Applicant(s)	1
	09/635,272	TONG, QIN-	YI
Office Action Summary	Examiner	Art Unit	
	José R. Díaz	2815	
The MAILING DATE of this communication ap Period for Reply	pears on the cover	sheet with the corresponden	ce address
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. If the period for reply specified above is less than thirty (30) days, a replied NO period for reply is specified above, the maximum statutory period. Failure to reply within the set or extended period for reply will, by statured. Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	136(a). In no event, hower oly within the statutory mini I will apply and will expire S te, cause the application to	ver, may a reply be timely filed mum of thirty (30) days will be considere IX (6) MONTHS from the mailing date of become ABANDONED (35 U.S.C. § 13	f this communication.
1) Responsive to communication(s) filed on <u>17</u>	January 2002 .		
2a) ☐ This action is FINAL. 2b) ☑ T	his action is non-fir	nal.	
3) Since this application is in condition for allow closed in accordance with the practice unde Disposition of Claims			
4) Claim(s) 44-49,51-76,78-87,89-97 and 99-10	07 is/are pending in	the application.	
4a) Of the above claim(s) is/are withdra		• •	
5) Claim(s) is/are allowed.			
6) Claim(s) 44-49,51-76,78-87,89-97 and 99-10	<u>7</u> is/are rejected.		
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/	or election requirer	nent.	
Application Papers			
9) The specification is objected to by the Examin			•
10) The drawing(s) filed on is/are: a) acco	•		
Applicant may not request that any objection to t			
11) The proposed drawing correction filed on			aminer.
If approved, corrected drawings are required in re		ion.	
12) The oath or declaration is objected to by the E	xaminer.		
Priority under 35 U.S.C. §§ 119 and 120		110001400	
13) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of:	n priority under 35	U.S.C. § 119(a)-(d) or (f).	
1. Certified copies of the priority documer	nts have been recei	ved	
Certified copies of the priority documer Certified copies of the priority documer			
Copies of the certified copies of the priority documents 3. Copies of the certified copies of the priority documents.			_
application from the International B * See the attached detailed Office action for a lis	ureau (PCT Rule 1	7.2(a)).	onal Stagle
14) Acknowledgment is made of a claim for domes	tic priority under 35	S U.S.C. § 119(e) (to a provis	sional application).
a) ☐ The translation of the foreign language por 15)☐ Acknowledgment is made of a claim for domes			
Attachment(s)			
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 	5) 🔲	Interview Summary (PTO-413) Pap Notice of Informal Patent Application Other:	
S Patent and Trademark Office PTO-326 (Rev. 04-01) Office	Action Summary	5	Part of Paper No. 16

Page 2

Art Unit: 2815

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on December 7, 2001 has been entered.

Claim Rejections - 35 USC § 112

> The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

➤ Claims 64 and 75 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 64-65 recite the limitation "said first device". There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 102

➤ The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2815

> Claims 81-83 and 85-86 rejected under 35 U.S.C. 102(b) as being anticipated

by Kish, Jr et al. (US Patent No. 5,783,477).

Regarding claims 81-83, Kish, Jr. et al. teach a bonded structure (see columns 1-

10) comprising: a first substrate having a first surface (95), a first amorphous layer (91)

formed in said first surface; and a second substrate having a second surface (93), a

second amorphous layer (91) formed in said second surface; said first surface being

bonded to said second surface to form a bonded pair of substrates (see Figure 9).

Furthermore, Kish, Jr. et al. teach that the amorphous layers are formed by ion

implantation (see col. 8, lines 22-25).

Regarding claims 85-86, Kish, Jr. et al. teach that the substrates are selected

from Si, InGaAs, InP, GaAs, Ge and SiC (see col. 3, lines 51-67).

Claim Rejections - 35 USC § 103

➤ The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter perlains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 44-48, 52, 59-75, 78-79, 81-86, 89-90, 92-96, 99-101, 103-104, and

107 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takagi et al.

("Transmission Electron Microscope Observations of Si/Si Interface Bonded at Room

Temperature by Ar Beam Surface Activation", Jpn. J. Appl. Phys. Vol. 38, Part 1, No.

3A, pp. 1589-1594, March 1999) in view of Fujii et al. (US Patent No. 4,963,505).

TSMC1002

Page 3

Page 153 of 200 IPR of U.S. Pat. No. 6,563,133

Art Unit: 2815

Page 4

Regarding claims 44 and 52, 59, 61, 64-71, 75, 78-79, 81-83, 89-90, 92, 99-101, 103-104, and 107, Takagi et al. teach a bonded structure (see pages 1589-1594) comprising: a first substrate having a first surface, a first nearly-amorphized layer formed in said first surface; and a second substrate having a second surface, a second nearly-amorphized layer formed in said second surface; said first surface being bonded to said second surface to form a bonded pair of substrates (see Figs. 2-3 and "Discussion" on pages 1591-1593). Furthermore, Takagi et al. teach that nearlyamorphized layers are formed in substantially oxide-free surfaces (see Figure 2). However, Takagi et al. fails to teach first and second nearly-amorphized layers containing one of boron and arsenic. Fujii et al. teach that is well known in the art to form nearly-amorphized layers by implanting ions (i.e. arsenic) in a polycrystalline silicon layer (see col. 8, lines 61-65). Therefore, it would have been obvious to one having ordinary skill in the art at the same time the invention was made to modify Takagi et al. to include the limitation of incorporating arsenic ions in a surface of a substrate such that a nearly-amorphized layer is created in the substrate. The ordinary artisan would have been motivated to modify Takagi et al. in the manner described above for at least the purpose of providing a semiconductor device that can operate effectively without being influenced by variations of the electric potential in the substrate.

Regarding claims 45, 60, 72, 84, and 93, the combination Takagi et al. in view of Fujii et al. discloses the claimed invention except for the duplication of part in which an additional nearly-amorphized substrate is bonded to a previous bonded structure. It

Art Unit: 2815

would have been obvious to one having ordinary skill in the art at the time the invention was made to bond additional nearly-amorphized substrates since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. St. Regis Paper Co. v. Bemis Co., 193 USPQ 8.

Regarding claims 46-47, 62-63, 73-74, 85-86, and 94-96, Takagi et al. teach that the substrates are formed of Si (see pages 1589-1593).

Regarding claims 48, Takagi et al. teach that the first and second substrates comprise respective first and second semiconductor devices (see Introduction and Experimental on pages 1589-1590).

Claims 44-49, 51-76, 78-87, 89-97, and 99-107 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takagi et al. ("Transmission Electron Microscope Observations of Si/Si Interface Bonded at Room Temperature by Ar Beam Surface Activation", Jpn. J. Appl. Phys. Vol. 38, Part 1, No. 3A, pp. 1589-1594, March 1999) in view of Yamazaki et al. (US Patent No. 6,153,455).

Regarding claims 44 and 49, 51-54, 56-59, 61, 64-71, 75-76, 78-83, 87, 89-92, 97, and 99-107, Takagi et al. teach a bonded structure (see pages 1589-1594) comprising: a first substrate having a first surface, a first nearly-amorphized layer formed in said first surface; and a second substrate having a second surface, a second nearly-amorphized layer formed in said second surface; said first surface being bonded to said second surface to form a bonded pair of substrates (see Figs. 2-3 and "Discussion" on pages 1591-1593). Furthermore, Takagi et al. teach that nearlyamorphized layers are formed in substantially oxide-free surfaces (see Figure 2).

Page 5

Art Unit: 2815

However, Takagi et al. fails to teach first and second nearly-amorphized layers

Page 6

containing one of boron and arsenic. Yamazaki et al. teach that is well known in the art

to form nearly-amorphized layers by adding B ions by ion implantation or plasma doping

in the silicon layer (see col. 3, lines 45-50 and col. 10, lines 6-10). Therefore, it would

have been obvious to one having ordinary skill in the art at the same time the invention

was made to modify Yamazaki et al. to include the limitation of incorporating boror ions

in a surface of a substrate such that a nearly-amorphized layer is created in the

substrate. The ordinary artisan would have been motivated to modify Yamazaki et al. in

the manner described above for at least the purpose of providing a semiconductor

device that can operate effectively without being influenced by variations of the electric

potential in the substrate.

Regarding claims 45, 60, 72, 84, and 93, the combination Takagi et al. in view of

Yamazaki et al. discloses the claimed invention except for the duplication of part in

which an additional nearly-amorphized substrate is bonded to a previous bended

structure. It would have been obvious to one having ordinary skill in the art at the time

the invention was made to bond additional nearly-amorphized substrates since it has

been held that mere duplication of the essential working parts of a device involves only

routine skill in the art. St. Regis Paper Co. v. Bemis Co., 193 USPQ 8.

Regarding claims 46-47, 55, 62-63, 73-74, 85-86, and 94-96, Takagi et al. teach

that the substrates are formed of Si (see pages 1589-1593).

TSMC1002

Art Unit: 2815

Regarding claims 48, Takagi et al. teach that the first and second substrates

comprise respective first and second semiconductor devices (see Introduction and

Experimental on pages 1589-1590).

Response to Arguments

> Applicant's arguments with respect to claims 44-49, 51-76, 78-87, 89-97, 99-

107 have been considered but are moot in view of the new ground(s) of rejection.

Correspondence

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to José R. Díaz whose telephone number is (703) 308-

The examiner can normally be reached on 9:00 - 5:00 Monday through 6078.

Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Eddie C. Lee can be reached on (703) 308-1690. The fax phone numbers

for the organization where this application or proceeding is assigned are (703) 308-7722

for regular communications and (703) 746-3891 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 308-

0956.

SUPERINCON NATERY DELICATED

JECHKOFOKA GERMET LEGO

JRD

April 8, 2002

TSMC1002 IPR of U.S. Pat. No. 6,563,133

Page 7

Page 157 of 200

Notice of References Cited				Reexam		Applicant(s)/P Reexaminatio TONG, QIN-Y		
	Notice of Reference	s Citea		Examiner		Art Unit		
				José R. Díaz		2815	Page 1 of 1	
			U.S. P/	ATENT DOCUMENT	S			
*	Document Number Country Code-Number-Kind Code	Date MM-YYYY			Name		Classification	
A	US-6,153,445	11-2000	Yamaz	aki et al.			433/158	
В	US-							
С	US-							
D	US-							
E	US-							
F	US-			,				
G	US-							
Н	US-							
	US-							
J	US-						TO WARRY THE SECOND SPECIAL PROPERTY AND ADDRESS OF THE SECOND SPECIAL PROPERTY ADDRESS OF THE SECOND SPECIAL PROPERTY AND ADDRESS OF THE SECOND SPECIAL PROPERTY ADDRESS OF T	
к	US-							
L	US-							
М	US-							
		1	FOREIGN	PATENT DOCUME	ENTS			
+	Document Number Country Code-Number-Kind Code	Date MM-YYYY		Country	Nan	ne	Classification	
N								
0								
Р								
a								
R								
S								
Т								
			NON-P	ATENT DOCUMEN	rs			
:	Inclu	de as applicable	e: Author,	Title Date, Publisher	, Edition or Volun	me, Pertinent Pages)		
U								
- V		The state of the s						
<u> </u>								
W								
x								
tes in MA	his reference is not being furnished with t //-YYYY format are publication dates. Cla	nis Office action (ssifications may b	(See MPEP e US or fore	§ 707.05(a).) eign.				
	nd Trademark Office (Rev. 01-2001)		Notice of	References Cited		Part	of Paper No. 16	

TSMC1002 IPR of U.S. Pat. No. 6,563,133



Docket No.

149840US20

IN RE APPLICATION OF:

SERIAL NO: RCE FILED:

09/635,272

FOR:

January 17, 2002

A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE

ASSISTANT COMMISSIONER FOR PATENTS

WASHINGTON, D.C. 20231

SIR:

Transmitted herewith is an amendment in the above-identified application.

☐ No additional fee is required

Small entity status of this application under 37 C.F.R. §1.9 and §1.27 is claimed.

Additional documents filed herewith: Marked-Up Copy, Request for Extension of Time (2 Months)

The Fee has been calculated as shown below:

CLAIMS	CLAIMS REMAINING		HIGHEST NUMBER PREVIOUSLY PAID	NO. EXTRA CLAIMS		RATE		CALCULATIONS
TOTAL	61	MINUS	61	0	x	\$18	=	\$0.00
INDEPENDENT	6	MINUS	6	0	х	\$84	=	\$0.00
1. 4		☐ MULTIP	LE DEPENDENT (CLAIMS	+	\$280	=	\$0.00
			TOTAL OF	ABOVE CA	LCU	LATIO	NS	\$0.00
₽		☐ Reduction by 50% for filing by Small Entity						\$0.00
		☐ Recordati	on of Assignment		+	\$40	=	\$0.00
						TOT	AL	, \$0.00

A check in the amount of <u>\$200.00</u> is attached.

- Please charge any additional Fees for the papers being filed herewith and for which no check is enclosed herewith, or credit any overpayment to deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.
- 🗵 If these papers are not considered timely filed by the Patent and Trademark Office, then a petition is hereby made under 37 C.F.R. §1.136, and any additional fees required under 37 C.F.R. §1.136 for any necessary extension of time may be charged to Deposit Account No. 15-0030. A duplicate copy of this sheet is enclosed.

Page 159 of 200

22850

Customer Number 22850 Tel. (703) 413-3000 Fax. (703) 413-2220 (OSMMN 10/01) I:\arty\Ces\149840US pto091002.boc OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters


Registration No. 28,870

Carl E. Schlier

Registration No. 34,426

TSMC1002

IPR of U.S. Pat. No. 6,563,133



IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF:

QIN-YI TONG

: EXAMINER: J. DIAZ

SERIAL NO: 09/635,272

RCE FILED: JANUARY 17, 2002

: GROUP ART UNIT: 2815

FOR: METHOD OF EPITAXIAL-LIKE

WATER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

AMENDMENT

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

Responsive to the Office Action dated April 10, 2002, please amend the above-identified application as follows:

IN THE CLAIMS

Please amend the claims as shown in the marked-up copy to read as follows:

27. 64. (Amended) A structure as recited in claim \$9, wherein:

said first surface comprises a substantially planar surface of a first arsenic-containing silicon layer formed on said first substrate; and

said second surface comprises a substantially planar surface of a second arsenic-

containing silicon layer formed on said second substrate,

(Amended) A structure as recited in claim 70, wherein:

 $\dot{\mathcal{O}}_{\mathcal{N}}$

IPR of U.S. Pat. No. 6,563,133

_ 1 ..



said first surface comprises a substantially planar surface of a first amorphous substantially oxide-free silicon layer formed on said first substrate; and

said second surface comprises a substantially planar surface of a second amorphous substantially oxide-free silicon layer formed on said second substrate.

REMARKS

Favorable reconsideration of this application is respectfully requested.

Claims 44-109 are present in this application. Claims 64 and 75 stand rejected under 35 U.S.C. §112, second paragraph. Claims 81-83, 85 and 86 stand rejected under 35 U.S.C. §102(b) as anticipated by U.S. 5,783,477 (Kish, Jr. et al). Under 35 U.S.C. §103(a), claims 44-48, 52, 59-75, 78, 79, 81-86, 89, 90, 92-96, 99-101, 103, 104 and 107 stand rejected over the article by Takagi et al in view of U.S. 4,963,505 (Fujii et al), and claims 44-49, 51-76, 78-87, 89-97 and 99-107 stand rejected over Takagi et al in view of U.S. 6,153,455 (Yamazaki et al).

Claims 64 and 75 have been amended to provide clear antecedent basis, correcting an formal error. Withdrawal of the §112 rejection is respectfully requested.

In the §102 rejection over <u>Kish</u>, <u>Jr. et al</u> (hereafter "<u>Kish</u>"), the Office Action describes <u>Kish</u> as having two substrates bonded together with amorphous "layers" 91 formed in the surface of each substrate. However, the Office Action fails to point out how <u>Kish</u> discloses a substrate with an amorphous region "extending only one to a few monolayers" into each of the first and second substrates as recited in each of claims 81-83, 85 and 86. In order to reject a claim under §102, a reference *must* disclose *every* element of a claim. Without any assertion in the Office Action (or any explanation at all) how <u>Kish</u> discloses an amorphous region extending only a few monolayers into the first and second substrates, the rejection



must be withdrawn. Moreover, <u>Kish</u> teach that amorphous elements 91 are formed by laser annealing or by ion implantation, both of which would likely produce an element 91 extending deeper than one to a few monolayers into the surface. Figure 9 also establishes that <u>Kish</u> teaches that elements 91 will be deeper than a few monolayers. As there is no disclosure of every element of claims 81-83, 85 and 86 in <u>Kish</u>, withdrawal of the §102 rejection of claims 81-83, 85 and 86 is required, and is respectfully requested.

Before addressing the §103(a) rejections, the Applicant would like to provide the following brief discussion. In the claims rejected under §103(a), the surface of a substrate contains an amorphous or nearly amorphized layer containing B or As. In one non-limiting example, B is present in an amorphous surface layer. The bonding energy is enhanced at low temperatures, producing a strong bond between substrates. B may also promote the removal of H from the bonding surfaces, also enhancing the bonding strength at low temperature.

Turning now to the §103(a) rejections, the <u>Takagi et al.</u> article describes the observations of silicon-silicon interface bonding utilizing Ar beam sputter etching. As described on page 1589, an Ar beam applied to the surface, sputter-etching the surface. Using an Ar beam "removes contamination on the specimen surface." *Id.* Instead if the surface is treated using wet chemicals (HNO₃, H₂SO₄ + H₂O₂, etc.), a thin oxide or sub-oxide layer may be formed at the bonding interface. *Id.* In another wet treatment (HF), small amount impurities are formed on the surface, such as hydrocarbons which produce a rough surface and small precipitates. *Id.* Clearly, the Ar sputtering in <u>Takagi et al.</u> is designed to clean the surface to promote bonding. Importantly, <u>Takagi et al.</u> suggests no other type of ion beam etching to clean the surface to facilitate bonding. Only Ar is mentioned. There is also no suggestion that another type of beam would be a suitable substitute for the Ar beam.

The Office Action looks to two other references to provide a suggestion for using As

or B implantation as a substitute for the Ar sputter etch of <u>Takagi et al</u> in a bonded structure. However, there is no mention of cleaning substrate surfaces using As or B implantations in these two references, nor is there any mention of the As or B implantation being a substitute for Ar sputter etching. The purpose of the As and B implantations is not to clean the surface, but is to form active regions in a semiconductor device or as a precursor for forming polycrystalline or single crystalline films. To support the arguments in the Office Action, identification of a suggestion that As or B implantation is a substitute for Ar sputter etch, or a suggestion of amorphous layers formed by the As or B implants in a bonded structure is needed. There is no such suggestions in either reference, which will be discussed in more detail below.

The Office Action points to column 8, lines 61-65 of Fujii et al. This portion describes an amorphous silicon layer 16 which may be formed by implanting ions such as silicon, arsenic, phosphorous. Layer 16 is formed on substrate 1 and oxide film 2.

Layer 16 is then subjected to a thermal treatment at a temperature of 500-1100°C, to form a solid phase epitaxial growth layer (column 8, lines 32-40). The portion 16a is reduced to a single crystal silicon and the portion 16b covering the oxide film 2 is reduced to polycrystalline silicon. When this structure is bonded, as shown in Fig. 1(e), the amorphous silicon layer 16 is no longer present. Instead the single crystal layer 16a and the poly-crystal layer 16b are present.

Fujii et al does teach one skilled in the art to form an amorphous layer as a precursor for forming a film having a combination single-crystal and poly-crystal component. Fujii et al also teaches that the amorphous layer may be produced by forming a poly-crystalline layer and implanting the poly-crystal layer. However, there is no suggestion of an amorphous layer in a bonded structure. The amorphous layer is intentionally thermally treated to form

single-crystal and poly-crystal layers, and is not present in a bonded structure.

Moreover, there is no suggestion that the implantation to form the amorphous layer would be used for a surface cleaning operation and substitution for the Ar sputter etch of Takagi et al, nor is there any suggestion of an amorphous region or layer in a bonded device. The amorphous layer is specifically converted out of the amorphous state into a polycrystalline or single-crystalline state prior to any bonding. To the contrary, Fujit et al teaches away from using amorphous layers in a bonded structure.

The Office Action has simply pointed to the idea of forming an amorphous layer on top of a silicon substrate through the use of the ion implantation. This teaching falls short of suggesting to one skilled in the art, when armed with the teachings of <u>Takagi et al</u>, to use As or B implantation instead of the Ar sputter etch. Nothing in either reference suggests that the implantation would be used for Ar sputter etch, or implantation would be a suitable substitute. Accordingly, the §103(a) rejection over <u>Takagi et al</u> combined with <u>Fujii et al</u> must be withdrawn.

In Yamazaki et al., an amorphous layer 102 is formed on a quartz substrate 101 by low pressure CVD or plasma CVD. Diborane is introduced into the film forming gas to dope amorphous silicon film 102. Subsequently, amorphous silicon film 102 is crystallized, and transistor formation steps are carried out including ion implantation to form source and drain regions. The Office Action mentions the ion implantation for threshold voltage control in column 3, lines 45-50. However, there is no discussion of forming an amorphous layer in a bonded structure, or any suggestion that the ion implantation for the threshold voltage control would be substituted for an Ar sputter etch for cleaning the surface of the substrate. Importantly, the amorphous silicon film again is intentionally re-crystallized since the purpose here is to form a transistor device. Yamazaki et al also teaches away from



amorphous layers remaining in the structure.

The Office Action also mentions column 10, lines 6-10 of Yamazaki et al. These lines discuss introducing boron by using diborane in forming an amorphous silicon film. These lines also mention the amorphous silicon film may be doped by ion implantation. However, there is no suggestion of forming an amorphous layer for a bonded structure. As mentioned above the amorphous silicon film is re-crystallized to form transistor devices. These lines also make no suggestion of using ion implantation for an Ar sputter etch in Takagi et al.

Nothing in Yamazaki et al mentions any connection with forming an amorphous layer for a bonded structure, or any type of process which would be used to clean a surface of a substrate by ion implantation. There is clearly no suggestion that forming an amorphous layer and re-crystallizing it, or the teaching of threshold voltage control by implantation would suggest to one skilled in the art to substitute ion implantation for the argon sputter etch of Takagi et al.

There is no suggestion in Yamazaki et al. of an amorphous layer formed by ion implantation that would be used in the structure taught by <u>Takagi et al.</u> Without such a suggestion the combination is defective, and the §103(a) rejection over <u>Takagi et al.</u> and <u>Yamazaki et al.</u> must be withdrawn.

It is respectfully submitted that the present application is in condition for allowance and a favorable decision to that effect is respectfully requested.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND, MAIER & NEUSTADT, P.C.

Eckhard H. Kuesters Registration No. 28,870

Carl E. Schlier Registration No. 34,426 Attorneys of Record



22850

(703) 413-3000 (703) 413-2220 (fax) EHK:CES/cct

I:\atty\CES\149840US-am1.wpd

149840US-20

Marked-Up Copy

Serial No: 09/635,272

Amendment Filed on: September 10. 2002

Please amend the claims as follows:

IN THE CLAIMS

64. (Amended) A structure as recited in claim 59, wherein:

said first surface comprises a substantially planar surface of a first arsenic-containing silicon layer formed on said first [device] substrate; and

said second surface comprises a substantially planar surface of a second arsenic-containing silicon layer formed on said second [device] substrate.

75. (Amended) A structure as recited in claim 70, wherein:

said first surface comprises a substantially planar surface of a first amorphous substantially oxide-free silicon layer formed on said first [device] substrate; and

said second surface comprises a substantially planar surface of a second amorphous substantially oxide-free silicon layer formed on said second [device] substrate.



149840US20 Docket No.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: Qin-Yi TONG

GAU:

2815

SERIAL NO: 09/635,272

EXAMINER: Jose R. DIAZ

RCE FILED: January 17, 2002

FOR:

A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE

It is hereby requested that a two month extension of time be granted to September 10, 2002 for

REQUEST FOR EXTENSION OF TIME UNDER 37 C.F.R. 1.136

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

	• •		,	
\boxtimes	filing a response to the Official Action dated: April 1	0, 2002		
	responding to the requirements in the Notice of Allowabi	ity dated:		
	filing the Formal Drawings. The Issue Fee due		has been timely filed.	
	responding to the Notice to File Missing Parts of Applica	ion dated:		
	filing a Notice of Appeal. A timely response to the final re-	ejection, due		has been filed.
	filing an Appeal Brief. A Notice of Appeal was filed on:			
\boxtimes	Applicant claims small entity status. See 37 CFR 1.27. T	herefore, the	fee amount shown below i	is reduced by one-half.

The required fee of \$200.00 is enclosed herewith by check and any further charges may be made against the Attorney of Record's Deposit Account No. <u>15-0030</u>. A duplicate copy of this sheet is enclosed.

Respectfully Submitted,

OBLON, SPIVAK, McCLELLAND,

MAIER-& NEUSTADT, P.C.

Eckhard H. Kuesters

Registration No. 28,870

Carl E. Schlier

Registration No. 34,426

Fax. (703) 413-2220 (OSMMN 10/01) I:\ATTY\CES\149840US.EOT2.DOC

Tel. (703) 413-3000

09/11/2002 RHARIS1 00000047 09635272

01 FC:216

200.00 DP

Transaction History Date 2002-12-03 Date information retrieved from USPTO Patent Application Information Retrieval (PAIR)

system records at www.uspto.gov

			an
,	Application No.	Applicant(s)	
	09/635,272	TONG, QIN-YI	
Notice of Allowability	Examiner	Art Unit	
	José R Díaz	2815	
The MAILING DATE of this communication apper All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.313 1. This communication is responsive to 9/10/02. 2. The allowed claim(s) is/are 44-49,51-76,78-87,89-97 and 3. The drawings filed on are accepted by the Examine 4. Acknowledgment is made of a claim for foreign priority und a) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents	ears on the cover sheet with the of (OR REMAINS) CLOSED in this application is subject to the subject of the su	correspondence addroplication. If not includ n will be mailed in due to withdrawal from issu	ed course. THIS le at the initiative
International Bureau (PCT Rule 17.2(a)). * Certified copies not received: 5. Acknowledgment is made of a claim for domestic priority u (a) The translation of the foreign language provisional a 6. Acknowledgment is made of a claim for domestic priority u Applicant has THREE MONTHS FROM THE "MAILING DATE" o below. Failure to timely comply will result in ABANDONMENT of	inder 35 U.S.C. § 119(e) (to a provis application has been received. inder 35 U.S.C. §§ 120 and/or 121. If this communication to file a reply o	sional application).	√rements noted
7. A SUBSTITUTE OATH OR DECLARATION must be subr INFORMAL PATENT APPLICATION (PTO-152) which gives reas	nitted. Note the attached EXAMINE	R'S AMENDMENT or I	
 8. ☐ CORRECTED DRAWINGS must be submitted. (a) ☐ including changes required by the Notice of Draftsper 1) ☐ hereto or 2) ☐ to Paper No 	rson's Patent Drawing Review(PT0	D-948) attached	
(b) including changes required by the proposed drawing		• •	
(c) including changes required by the attached Examiner	's Amendment / Comment or in the	Office action of Paper	No
Identifying indicia such as the application number (see 37 CFR 1 of each sheet. The drawings should be filed as a separate paper			
9. DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT FOR 1			Note the
Attachment(s)			
1⊠ Notice of References Cited (PTO-892) 3⊠ Notice of Draftperson's Patent Drawing Review (PTO-948) 5□ Information Disclosure Statements (PTO-1449), Paper No 7□ Examiner's Comment Regarding Requirement for Deposit of Biological Material	4∏ Interview Sumr 6∏ Examiner's Am	nal Patent Application mary (PTO-413) Paper endment/Comment tement of Reasons for	r No
U.S. Patent and Trademark Office PTO-37 (Rev. 04-01)	otice of Allowability	Pa	t of Paper No. 19 .

TSMC1002

Art Unit: 2815

REASONS FOR ALLOWANCE

The following is an examiner's statement of reasons for allowance: Applicant's

arguments filed in Paper No. 18 are persuasive. For instance, the prior art fails to teach,

disclose, or suggest, either alone or in combination, a structure comprising a first

substrate having a first nearly-amorphized region containing one of boron and arsenic

formed on a first surface of said first substrate and/or extending only one to a few

monolayers into said first substrate; a second substrate having a second nearly-

amorphized region containing one of boron and arsenic formed on a second surface of

said second substrate and/or extending only one to a few monolayers into said second

substrate; and said first surface being bonded to said second surface to form a bonded

pair of substrates.

Any comments considered necessary by applicant must be submitted no later

than the payment of the issue fee and, to avoid processing delays, should preferably

accompany the issue fee. Such submissions should be clearly labeled "Comments on

Statement of Reasons for Allowance."

Correspondence

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to José R Díaz whose telephone number is (703) 308-

The examiner can normally be reached on 9:00-5:00 Monday, Tuesday,

Thursday and Friday.

TSMC1002

Page 2

Page 170 of 200

IPR of U.S. Pat. No. 6,563,133

Art Unit: 2815

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

Page 3

supervisor, Eddie Lee can be reached on (703) 308-1690. The fax phone numbers for

the organization where this application or proceeding is assigned are (703) 308-7722 for

regular communications and (703) 746-3891 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 308-

0956.

JRD

December 1, 2002

(ld o

		Notice of Reference	s Citad	09/635,272	09/635,272 Reexamin TONG, Q			
		Notice of Neference	S Cheu	Examiner		Art Unit	Page 1 of 1	
		`		José R Díaz		2815	Page 1011	
	,	Document Number	Date	U.S. PATENT DOCUMEN	TS		-	
*		Country Code-Number-Kind Code	MM-YYYY		Name		Classification	
	Α	US-6,198,159 B1	03-2001	Hosoma et al.			257/643	
	В	US-						
	С	US-						
	D	US-						
	Е	US-						
	F	US-						
	G	US-						
	H	US-						
	_	US-						
	J	US-						
	К	US-						
	L	US-						
	М	US-						
				FOREIGN PATENT DOCUM	ENTS			
*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Na ————————————————————————————————————	me	Classification	
	N				***************************************		,	
	0							
······································	Р							
	Q							
	R							
	S				-			
	Т							
				NON-PATENT DOCUMEN				
*		Includ	de as applicable	e: Author, Title Date, Publishe	r, Edition or Volu	me, Pertinent Pages)		
	υ							
				,				
	٧							
	,					-		
	W							
	х							

TSMC1002 IPR of U.S. Pat. No. 6,563,133

Part of Pape No. 19

Notice of References Cited

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW

The drawing(s) filed (insert date) $OS IOIO$. A. approved by the Draftsperson under 37 CFR 1.84 or 1.152.	
B. Dobjected to by the Draftsperson under 37 CFR 1.84 or 1.152 for submission of new, corrected drawings when necessary. Corrected draw	r the reasons indicated below. The Examiner will require ring must be sumitted according to the instructions on the back of this notice
DRAWINGS. 37 CFR 1.84(a): Acceptable categories of drawings: Black ink. Color. Color drawings are not acceptable until petiton is granted. Fig(s) Pencil and non black ink not permitted. Fig(s) PHOTOGRAPHS. 37 CFR 1.84(b) I full-tone set is required. Fig(s)	8. ARRANGEMENT OF VIEWS. 37 CFR 1.84(i) Words do not appear on a horizontal, left-to-right fashion when page is either upright or turned so that the top becomes the right side, except for graphs. Fig(s) 9. SCALE. 37 CFR 1.84(k) Scale not large enough to show mechanism without crowding when drawing is reduced in size to two-th rds in
Photographs may not be mounted. 37 CFR 1.84(c) Poor quality (half-tone). Fig(s) 3. TYPE OF PAPER. 37 CFR 1.84(e) Paper not flexible, strong, white, and durable. Fig(s) Erasures, alterations, overwritings, interlineations, folds, copy machine marks not accepted. Fig(s) Mylar, velum paper is not acceptable (too thin).	reproduction. Fig(s) 10. CHARACTER OF LINES, NUMBERS, & LETTERS. 37 CFR 1.84(i) Lines, numbers & letters not uniformly thick and well defined, clean, durable, and black (poor line quality). Fig(s) 2 - 6 9 - 14 11. SHADING, 37 CFR 1.84(m)
Fig(s) 4. SIZE OF PAPER. 37 CFR 1.84(I): Acceptable sizes: 21.0 cm by 29.7 cm (DIN size A4) 21.6 cm by 27.9 cm (8 1/2 x 11 inches) All drawing sheets not the same size. Sheet(s) Drawings sheets not an acceptable size. Fig(s)	Solid black areas pale. Fig(s) Solid black shading not permitted. Fig(s) Shade lines, pale, rough and blurred. Fig(s) 12. NUMBERS, LETTERS, & REFERENCE CHARACTERS. 37 CFR 1.84(p) Numbers and reference characters not plain and leg ble. Fig(s)
Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: A4 Size Top 2.5 cm Left 2.5 cm Right 1.5 cm Bottom 1.0 cm SIZE: 8 1/2 x 11 Margins not acceptable. Fig(s) Top (T) Right (R) Right (R) RemINDER: Specification may require revision to correspond to drawing changes. Partial views. 37 CFR 1.84(h)(2) Brackets needed to show figure as one entity. Fig(s) Views not labeled separately or properly. Fig(s) Enlarged view not labeled separately or property. Fig(s) Enlarged view not labeled separately or property. Fig(s) Sectional designation should be noted with Arabic or Roman numbers. Fig(s)	Figure legends are poor. Fig(s) Numbers and reference characters not oriented in the same direction as the view. 37 CFR 1.84(p)(1) Fig(s) Lingtish alphabet not used. 37 CFR 1.84(p)(2) Figs Numbers, letters and reference characters must be at least .32 cm (1/8 inch) in height. 37 CFR 1.84(p)(3) Fig(s) 13. LEAD LINES. 37 CFR 1.84(q) Lead lines cross each other. Fig(s) Lead lines missing. Fig(s) 14. NUMBERING OF SHEETS OF DRAWINGS. 37 CFR .84(t) Sheets not numbered consecutively, and in Arabic numerals beginning with number 1. Sheet(s) 15. NUMBERING OF VIEWS. 37 CFR 1.84(u) Views not numbered consecutively, and in Arabic numerals, beginning with number 1. Fig(s) 16. CORRECTIONS. 37 CFR 1.84(w) Corrections not made from prior PTO-948 dated 17. DESIGN DRAWINGS. 37 CFR 1.152 Surface shading shown not appropriate. Fig(s) Solid black shading not used for color contrast. Fig(s)
COMMENTS	
REVIEWER Draftsman: Son Lam DATE 12 (703)308-0366 ATTACHMENT TO PAPER NO	02/02 TELEPHONE NO



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER OF PATENTS AND TRADEMAI:KS Washington, D.C. 20231

NOTICE OF ALLOWANCE AND FEE(S) DUE

22850

7590

ARLINGTON, VA 22202

12/03/2002

OBLON SPIVAK MCCLELLAND MAIER & NEUSTADT PC FOURTH FLOOR 1755 JEFFERSON DAVIS HIGHWAY

EXAMINER

DIAZ, JOSE R

ART UNIT CLASS-SUBCLASS

257-052030

2815

DATE MAILED: 12/03/2002

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONF RMATION NO.
09/635,272	08/09/2000	Oin-Yi Tong	2025-0180-20	5012

TITLE OF INVENTION: METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

[APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
	nonprovisional	YES	\$640	\$0	\$640	03/03/2003

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. THIS STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE REFLECTS A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE APPLIED IN THIS APPLICATION. THE PTOL-85B (OR AN EQUIVALENT) MUST BE RETURNED WITHIN THIS PERIOD EVEN IF NO FEE IS DUE OR THE APPLICATION WILL BE REGARDED AS ABANDONED.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.

B. If the status is changed, pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above and notify the United States Patent and Trademark Office of the change in status, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check the box below and enclose the PUBLICATION FEE and 1/2 the ISSUE FEE shown above.

Applicant claims SMALL ENTITY status. See 37 CFR 1.27.

II. PART B - FEE(S) TRANSMITTAL should be completed and returned to the United States Patent and Trademark Office (JSPTO) with your ISSUE FEE and PUBLICATION FEE (if required). Even if the fee(s) have already been paid, Part B - Fee(s) Transmittal should be completed and returned. If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 4

PTOL-85 (REV. 04-02) Approved for use through 01/31/2004.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Box ISSUE FEE

Commissioner for Patents Washington, D.C. 20231 (703)746-4000

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 4 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Legibly mark-up with any corrections or use Block 1)

Note: A certificate of mailing can only be used for domest c mailings of the

Fax

CURRENT CORRESPONDENCE ADDRESS (Note: Legibly mark-up with any corrections or use Block 1)

22850 7590 12/03/2002

OBLON SPIVAK MCCLELLAND MAIER & NEUSTADT PC FOURTH FLOOR 1755 JEFFERSON DAVIS HIGHWAY ARLINGTON, VA 22202

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

Certificate of Mailing or Transmission

Certificate of Mailing or Transmission.

I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Box Issue Fee address above, or being facsimile transmitted to the USPTO, on the date indicated below.

(Dr. positor's name)

(Signature)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/635,272	08/09/2000	Qin-Yi Tong	2025-0180-20	501.2

TITLE OF INVENTION: METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES	\$640	\$0	\$640	03/03/2003
EXAMI	NER	ART UNIT	CLASS-SUBCLASS		
DIAZ, J	OSE R	2815	257-052000		
CFR 1.363).	nce address or indication of " lence address (or Change of C 22) attached.	`	2. For printing on the patent from the names of up to 3 registered or agents OR, alternatively, (2) single firm (having as a mem	patent attorneys the name of a ber a registered	
☐ "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.		attorney or agent) and the nar registered patent attorneys or ag is listed, no name will be printed.	ents. If no name		

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment has been previously submitted to the USPTO or is being submitted under separate cover. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE

(B) RESIDENCE: (CITY and STATE OR COUNTRY)

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, DC 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMIT THIS FORM WITH FEE(S)

PTOL-85 (REV, 04-02) Approved for use through 01/31/2004. OMB 0651-0033

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER OF PATENTS AND TRADEMAI'KS Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/635,272	08/09/2000	Qin-Yi Tong	2025-0180-20	5012		
22850	7590 12/03/2002		EXAMIN	ER		
	OBLON SPIVAK MCCLELLAND MAIER & NEUSTADT			DIAZ, JOSE R		
PC FOURTH FLOO)R		ART UNIT	PAPER NUMBER		
1755 JEFFERSON DAVIS HIGHWAY			2815			
ARLINGTON,	VA 22202		DATE MAIL ED: 12/03/2002			

Determination of Patent Term Adjustment under 35 U.S.C. 154 (b) (application filed on or after May 29, 2000)

The patent term adjustment to date is 0 days. If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the term adjustment will be 0 days.

If a continued prosecution application (CPA) was filed in the above-identified application, the filing date that determines patent term adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) system. (http://pair.uspto.gov)

Any questions regarding the patent term extension or adjustment determination should be directed to the Office of Patent Legal Administration at (703)305-1383.

Page 3 of 4



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address. COMMISSIONER OF PATENTS AND TRADEMALKS Washington, D.C 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/635,272	08/09/2000	Qin-Yi Tong	2025-0180-20	5012	
22850 7590 12/03/2002		·	EXAMINER		
OBLON SPIVAK MCCLELLAND MAIER & NEUSTADT			DIAZ, JOSE R		
PC FOURTH FLOOR			ART UNIT	PAPER NUMBER	
1755 JEFFERSON DAVIS HIGHWAY			2815		
ARLINGTON, VA 22202 UNITED STATES			DATE MAILED: 12/03/2002		

Notice of Possible Fee Increase on October 1, 2002

If a reply to a "Notice of Allowance and Fee(s) Due" is filed in the Office on or after October 1, 2002, then the amount due may be higher than that set forth in the "Notice of Allowance and Fee(s) Due" since there may be an increase in fees effective on October 1, 2002. See Revision of Patent and Trademark Fees for Fiscal Year 2003; Notice of Proposed Rulemaking, 67 Fed. Reg. 30634, 30636 (May 7, 2002). Although a change to the amount of the publication fee is not currently proposed for October 2002, if the issue fee or publication fee is to be paid on or after October 1, 2002, applicant should check the USPTO web site for the current fees before submitting the payment. The USPTO Internet address for the fee schedule is: http://www.uspto.gov/main/howtofees.htm.

If the issue fee paid is the amount shown on the "Notice of Allowance and Fee(s) Due," but not the correct amount in view of any fee increase, a "Notice to Pay Balance of Issue Fee" will be mailed to applicant. In order to avoid processing delays associated with mailing of a "Notice to Pay Balance of Issue Fee," if the response to the Notice of Allowance and Fee(s) due form is to be filed on or after October 1, 2002 (or mailed with a certificate of mailing on or after October 1, 2002), the issue fee paid should be the fee that is required at the time the fee is paid. If the issue fee was previously paid, and the response to the "Notice of Allowance and Fee(s) Due" includes a request to apply a previously-paid issue fee to the issue fee now due, then the difference between the issue fee amount at the time the response is filed and the previously paid issue fee should be paid. See Manual of Patent Examining Procedure, Section 1308.01 (Eighth Edition, August 2001).

Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at (703) 305-8283.

Page 4 of 4

Transaction History Date 2003-02-19 Date information retrieved from USPTO Pal Application Information Retrieval (PAIR) system records at www.uspto.gov



PART B - FEE(S) TRANSMIT

Complete and send this form, together with applicable fee(s), to: Mail Box ISSUE FEE

Commissioner for Patents

Washington, D.C. 20231 (703)746-4000

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 4 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Legibly mark-up with any corrections or use Block 1)

Note: A certificate of mailing can only be used for domestic mailings of the

Fax

22850

EN 4 MARK

12/03/2002



22850

Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission.

Certificate of Mailing or Transmission
I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Box Issue Fee address above, or being facsimile transmitted to the USPTO, on the date indicated below.

	transtituted to the USF 10, of the date indicated below.
(Depositor's name)	
(Signature)	
(Date)	

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/635,272	08/09/2000	Qin-Yi Tong	149840US20	5012

TITLE OF INVENTION: METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	YES	\$640 650	\$0	\$640650	(3/03/2003
EXAM	INER	ART UNIT C	CLASS-SUBCLASS		
DIAZ, J	OSE R	2815	257-052000		
CFR 1,363).	ence address or indication of dence address (or Change of 122) attached.	Correspondence the	For printing on the patent f names of up to 3 registere agents OR, alternatively, (igle firm (having as a mer orney or agent) and the name	d patent attorneys 2) the name of a	BLON, SPIVAK,
☐ "Fee Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required.			gistered patent attorneys or a listed, no name will be printed	gents. If no name	NEUSTADT, P.C.

3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type)

PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. Inclusion of assignee data is only appropriate when an assignment has been previously submitted to the USPTO or is being submitted under separate cover. Completion of this form is NOT a substitute for filing an assignment.

(A) NAME OF ASSIGNEE

(B) RESIDENCE: (CITY and STATE OR COUNTRY)

ZIPTRONIX, INC.	Research Triangle Park, NORTH CAROLINA
Please check the appropriate assignee category or category	ries (will not be printed on the patent) 🔲 individual 💆 corporation or other private group entity Cl government
4a. The following fee(s) are enclosed:	4b. Payment of Fee(s):
☑ Issue Fee	🖾 A check in the amount of the fee(s) is enclosed.
□ Publication Fee	☐ Payment by credit card. Form PTO-2038 is attached.
Advance Order - # of Copies	23 The Commissioner is hereby authorized by charge the required fee(s), or credit any overpayment, to Deposit Account Number $15-0.030$ (enclose an extra copy of this form).
Commissioner for Patents is requested to apply the Issue	Fee and Publication Fee (if any) or to re-apply any previously paid issue fee to the application identified above.

(Date) (Authorized Signature) Reg. No. 26,803 NOTE; The Issue Pee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office.

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, Washington, D.C. 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, Washington, D.C 20231.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

TRANSMIT THIS FORM WITH FEE(S)

PTOL-85 (REV. 04-02) Approved for use through 01/31/2004. OMB 0651-0033

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF:

Qin-Yi TONG

: GROUP: 2815

SERIAL NO.: 09/635,272

: DATE ALLOWED: December 3, 2002

FILED: August 9, 2000

: EXAMINER: Diaz, J.R.

FOR: METHOD OF EPITAXIAL-LIKE

WAFER BONDING AT LOW TEMPERATURE AND BONDED

STRUCTURE

LETTER TO THE OFFICIAL DRAFTSMAN

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

Any corrections required by the Chief Draftsman or drawing amendments approved by the Examiner have been incorporated into the copies of the Formal Drawings submitted herewith. It is requested that the enclosed 11 sheets of Formal Drawings be entered to replace the drawings previously filed in this application.

Respectfully submitted,

OBLON, SPIVAK, McCLELLAND,

MAIER & NEUSTADT, P.C.

22850

Customer Number 22850 Tel. (703) 413-3000 Fax. (703) 413-2220 (OSMMN 10/01)


MJS/jrs

I:\USER\JRSMI\Drawings\Cover Letters\149840.doc

Eckhard H. Kuesters

Attorney of Record Registration No. 28,870


Joseph A. Scafetta, Jr. Registration No. 26,803



TSMC1002 IPR of U.S. Pat. No. 6,563,133




SERIAL NO: 09/635,272 NV: Qin-Yi TONG OCKET #149840US20 SHEET _2_ OF_11_





SERIAL NO: 09/635,272 INV: Qin-Yi TONG DOCKET #149840US20 SHEET 3_OF_11







FIG. 4



SERIAL NO: 09/635,272
'V: Qin-Yi TONG

OCKET #149840US20
SHEET 4 OF 11



н н2 B₂H₆ TREATED SURFACE H_2 \mathbf{B} Si Si Si Si Si Si B Si Si Si Si Si B B

FIG. 6



SERIAL NO: 09/635,272
I' Qin-Yi TONG
L GET #149840US20
SHEET <u>5</u> OF <u>11</u>






FIG. 7



SERIAL NO: 09/635,272 INV: Qin-Yi TONG DOCKET #149840US20 SHEET <u>6</u> OF <u>11</u>








FIG.8C



SERIAL NO: 09/635,272 V: Qin-Yi TONG JCKET #149840US20 SHEET _7_ OF_11_




FIG.9



SERIAL NO: 09/635,272 NV: Qin-Yi TONG DOCKET #149840US20 SHEET <u>8</u> OF <u>11</u>




FIG. 10




FIG. 11





FIG. 12



SERIAL NO: 09/635,272 V: Qin-Yi TONG ..OCKET #149840US20 SHEET <u>9</u> OF <u>11</u>



1200 - Si/InP BONDING

800 - B2H6 TREATED

CONVENTIONAL HF TREATED

O 50 100 150 200 250 300

ANNEALING TEMPERATURE (C)

FIG. 14



SERIAL NO: 09/635,272 : Qin-Yi TONG . CKET #149840US20 SHEET 10 OF 11




FIG. 15A




FIG. 15B





FIG. 15C



CERIAL NO: 09/635,272
/: Qin-Yi TONG
.. JCKET #149840US20
SHEET 11 OF 11



						•				*******			
	PATENT APPLICATION FEE DETERMINATION RECORD												
	PAIENIA		ive Octob			JN RECUI	טר						
								SMALL ENTITY TYPE OF			OTHER SMALL		
TC	TAL CLAIMS						Γ	RATE	FEE] [RATE:	FE	E
FOR			NUMBER	FILED	NUMB	ER EXTRA	В	ASIC FEE	370.00	OR	BASIC FEE	740	.00
ТС	TAL CHARGEA	BLE CLAIMS	mir	us 20=	*			X\$ 9=		OR	X\$18≔		
INE	EPENDENT CL	AIMS	mi	nus 3 =	*			X42=		OR	X84=		
MU	ILTIPLE DEPEN	DENT CLAIM PF	RESENT					+140=		OR	+280=:		
* If	the difference	in column 1 is i	less than ze	ero, ente	r "0" in d	olumn 2	L	TOTAL		OR	TOTAL		
	C	LAIMS AS A	MENDED	- PÁR	TII					1011	OTHER	THA	N
		(Column 1)		(Colur		(Column 3)	_	SMALL	ENTITY	OR	SMALL	ENTIT	ΓΥ
AMENDMENT A		CLAIMS REMAINING AFTER AMENDMENT		HIGH NUM PREVIO PAID	BER OUSLY	PRESENT EXTRA		RATE	ADDI- TIONAL FEE		RATE	AD TIOI PE	NAL
NOM	Total	* 5_	Minus	** (6	=		X\$ 9≠		OR	X\$18:=		
4ME	Independent	* (6)	Minus	***	<i>P</i>	=		X/2=		OR	X84≠		
Ľ	FIRST PRESE	NTATION OF MU	JLTIPLE DEI	PENDEN	T CLAIM			4140=			+280==		1
							4	TOTAL		OR ØR	TOTAL		
	C	(Column 1)		(Colui	mn 3)	(Column 3)	(AD	DIT. FEE		(On	ADDIT. FEE		• •
8		CLAIMS	·	HIGH	HEST		Г		ADDI-	` 		AD	DI-
E		REMAINING AFTER AMENDMENT		NUM PREVI PAID		PRESENT EXTRA		RATE	TIONAL FEE		RATE:	1101 FE	NAL,
AMENDMEN	Total	* 57	Minus	** (عاره	=		X\$ 9=		OR	X\$18:=		
AME	Independent	* 6 NTATION OF MI	Minus	***	6	=		X42=		OR	X84=		
	I MOT PRESE	INTAHON OF MIC	JET IF CE DET	ENOCK	CLAIM	Lud		+140=		OR	+280=:		
							AD	TOTAL DIT. FEE		OR	TOTAL ADDIT. FEE		
		(Column 1)		(Colu		(Column 3)				_			
AMENDMENT C		CLAIMS REMAINING AFTER AMENDMENT		PREVI	HEST IBER OUSLY FOR	PRESENT EXTRA		RATE	ADDI- TIONAL FEE		RATE:	סוד	DI- NAL E
NON	Total	*	Minus	**		=		X\$ 9=	,	OR	X\$18:=		
WE	Independent	*	Minus	***		3		X42=		OR	X84=	<u> </u>	
匚	FIRST PRESE	NTATION OF M	JLTIPLE DE	PENDEN	T CLAIM		 -						
	If the entry in colu	mn 1 is less than th	ne entry in colu	ımn 2, writ	e "0" in co	lumn 3.	<u> </u>	+140= TOTAL		OR	+280=: TOTAL	<u> </u>	
**	If the "Highest Nu	mber Previously Pa Imber Previously P	aid For" IN TH	IS SPACE	is less tha	in 20, enter "20."	" AD	DIT. FEE		OR	ADDIT. FIEE	<u>L</u>	
		nber Previously Pa					r found	d in the app	propriate bo	x in co	lumn 1.		

FORM PTO-875 (Rev. 8/01)

Patent and Trademark Office, U.S. DEPARTMENT OF COMMERCE

	Application or Docket Number									ber
	PATENT APPLICATION FEE DETERMINATION RECORD Effective December 29, 1999 (35)									
		CLAIMS AS	FILED - olumn 1)	SMA TYP	LL ENTITY	OR	OTHER SMALL			
FC	R	NUMBE	RFILED	NUMBER I	EXTRA	RAT	E FEE	7	RATE	FEE
ВА	BASIC FEE						345.00	OR		690.00
то	TOTAL CLAIMS 58 minus 20= + 38						= 342	2 or	X\$18=	CH8
Ь—	EPENDENT CL		/ minus :	3 = *		X39	= 39	OR	X78=	198
MU	LTIPLE DEPEN	DENT CLAIM PF	RESENT			+130)=	OR	+260=	L.,7
* If	the difference	in column 1 is	ess than ze	ro, enter "0" in c	column 2	TOTA	- 40/) OR	TOTAL	
	CI	LAIMS AS A	MENDED	- PART II					OTHER	
	I	(Column 1) CLAIMS	Manager	(Column 2) HIGHEST	(Column 3)	SMA	LL ENTITY	OR	SMALIL	
AMENDMENT A	Property of the control of the contr	REMAINING AFTER AMENDMENT		NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT	ADDI- E TIONA FEE		RATE	ADDI- TIONAL FEE
N Q	Total	6	Minus	 58	= \	X\$ 9)= 72.e	OR	X\$18≕	
AME	Independent	. 6	Minus	4	= 2.	X39	5	7	8€ X 78 ≥	4
Ĥ	FIRST PRESE	NTATION OF MU	JLTIPLE DEF	ENDENT CLAIM		+130			+260=	,
		<u> </u>		OR	TOTAL					
		(Oaksuu 4)		(O = 1, 0)	(O = k = O)	ADDIT. I	FEE (SZ.		ADDIT, FEE	<u>L.</u>
_		(Column 1) CLAIMS	100 100 100 100 100 100 100 100 100 100	(Column 2) HIGHEST	(Column 3)		ADDI-	7		ADDI-
MENT B	The second secon	REMAINING AFTER AMENDMENT	The state of the s	NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT		1	RATE	TIONAL FEE
	Total	*	Minus	**	=	X\$ 9)==	OR	X\$18=:	
AMEND	Independent	*	Minus	***	=	X39		OR	X78=	
-	FIRST PRESE	NTATION OF MI	JLTIPLE DEF	PENDENT CLAIM		+130)_		+260=	· · · · · · · · · · · · · · · · · · ·
							TAL	OR	TOTAL	
					(a .)	ADDIT. I	FEE L	OR	ADDIT. FEE	<u></u>
-	R 40 T XE T - 13 TEST	(Column 1) CLAIMS	79 to 4 and 20 a	(Column 2) HIGHEST	(Column 3)	,			· · · · · ·	T
ENT C	which was a second of the seco	REMAINING AFTER AMENDMENT	The state of the s	NUMBER PREVIOUSLY PAID FOR	PRESENT EXTRA	RAT	ADDI- E TIONA FEE		RATE	ADDI- TIONAL FEE
MO	Total	*	Minus	**	=	X\$ 9)= ·	OR	X\$18==	
AMENDMENT	Independent	*	Minus	***	=	X39	_	OR	X78=	
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM									 -	
	If the entry in colu	mn 1 is less than th	ne entry in colu	mn 2, write "0" in co	olumn 3.	+130		OR	+260=:	ļ
**	If the "Highest Nu	mber Previously Pa	aid For" IN THI	S SPACE is less that S SPACE is less that	an 20, enter "20."	ADDIT. F	TAL EE	OR	TOTAL ADDIT, FEE	L
				r Independent) is the		found in th	e appropriate	box in co	olumn 1.	

FORM **PTO-875** (Rev. 12/99) Table of Contents

MPI Family Report (Family Bibliographic and Legal Status)

In the MPI Family report, all publication stages are collapsed into a single record, based on identical application data. The bibliographic information displayed in the collapsed record is taken from the latest publication.

Report Created Date: 2012-10-03

Name of Report:

Number of Families: 1

Comments:

Table of Contents



Family1

6 records in the family, collapsed to 5 records.

AU8060201A 20020218

[no drawing available]

 $\left(ENG\right)$ A method of epitaxial-like wafer bonding at low temperature and bonded structure

Assignee: ZIPTRONIX

Inventor(s): TONG QIN-YI

Application No: AU 8060201 D

Filing Date: 20010809

Issue/Publication Date: 20020218

Abstract: (ENG) A process for bonding oxide-free silicon substrate pairs and other substrates at low temperature.

This process involves modifying the surface of the silicon wafers to create defect regions, for example

by plasma-treating the surface to be bonded with a or boron-containing plasmas such as a

B₂H₆plasma. The surface defect regions may also be created by ion implantation, preferably using boron. The surfaces may also be amorphized. The treated surfaces are placed together, thus forming an attached pair at room temperature in ambient air. The bonding energy reaches approximately 400 mJ/m²at room temperature, 900 mJ/m²at 150° C., and 1800 mJ/m²at 250° C. The bulk silicon fracture energy of 2500 mJ/m²was achieved after annealing at 350-400° C. The release of hydrogen from B-H

complexes and the subsequent absorption of the hydrogen by the plasma induced modified layers on the bonding surfaces at low temperature is most likely responsible for the enhanced bonding energy.

Priority Data: US 63527200 20000809 A Y; US 0122591 20010809 W W N;

IPC (International Class): H01L021302; H01L02118; H01L021306

ECLA (European Class): H01L02102F2D; H01L02118B2; H01L021306

Legal Status: There is no Legal Status information available for this patent



TW556251B 20031001

(ENG) a method of epitaxial-like wafer bonding at low temperature and bonded structure

Assignee: ZIPTRONIX INC US [no drawing available]

Inventor(s): TONG QIN-YI CN **Application No:** TW 90119343 A

Filing Date: 20010808

Issue/Publication Date: 20031001

Abstract: (ENG) A process for bonding oxide-free silicon substrate pairs and other substrates at low temperature. This process involves modifying the surface of the silicon wafers to create defect regions, for example by plasma-treating the surface to be bonded with a or boron-containing plasmas such as a B2H6 plasma. The surface defect regions may also be created by ion implantation, preferably using boron. The surfaces may also be amorphized. The treated surfaces are placed together, thus forming an attached pair at room temperature in ambient air. The bonding energy reaches approximately 400 mJ/M<2> at room temperature, 900 mJ/M<2> at 150 DEG C, and 1800 mJ/M<2> at 250 DEG C. The bulk silicon fracture energy of 2500 mJ/m<2> was achieved after annealing at 350-400 DEG C. The release of hydrogen from B-H complexes and the subsequent absorption of the hydrogen by the plasma induced modified layers on the bonding surfaces at low temperature is most likely responsible for the enhanced

bonding energy.

Priority Data: US 63527200 20000809 A Y;

IPC (**International Class**): H01L021302; H01L02118; H01L021306 **ECLA** (**European Class**): H01L02102F2D; H01L02118B2; H01L021306

Legal Status:

Date +/- Code Description

20040205 (+) GD4A ISSUE OF PATENT CERTIFICATE FOR GRANTED

INVENTION PATENT



PLASMA

WO2002013247A1 20020214


(ENG) A METHOD OF EPITAXIAL-LIKE WAFER BONDING AT LOW TEMPERATURE AND BONDED STRUCTURE

Assignee: ZIPTRONIX US **Inventor(s):** TONG QIN-YI

Application No: US 0122591 W

Filing Date: 20010809

Issue/Publication Date: 20020214



201 ~

203

204

202

Priority Data: US 63527200 20000809 A Y;

IPC (**International Class**): H01L021302; H01L02118; H01L021306 **ECLA** (**European Class**): H01L02102F2D; H01L02118B2; H01L021306

Designated Countries:

----Designated States: (national) AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW ::: (ARIPO) AP GH GM KE LS MW MZ SD SL SZ TZ UG ZW

----Regional Treaties: (EAPO) EA AM AZ BY KG KZ MD RU TJ TM

----EPO Extension States: (EPO) EP AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

----Elected States (PCT): (OAPI) OA BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

Publication Language: ENG

Filing Language: ENG

Legal Status:

Date	+/-	Code	Description
20020214	(+)	AK	DESIGNATED STATES Kind code of corresponding patent
			document: A1; List of designated states: AE AG AL AM AT AU
			AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK
			DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP
			KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK
			MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ
			TM TR TT TZ UA UG UZ VN YU ZA ZW;
20020214	(+)	AL	DESIGNATED COUNTRIES FOR REGIONAL PATENTS Kind
			code of corresponding patent document: A1; List of designated
			states: GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ



			BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ
20020410	()	121	GW ML MR NE SN TD TG; EP: THE EPO HAS BEEN INFORMED BY WIPO THAT EP
20020410	()	121	WAS DESIGNATED IN THIS APPLICATION
20030618	()	REG	REFERENCE TO NATIONAL CODE Corresponding country
			code for PRS Code (EP REG): DE; Corresponding EP Code 1 for
			PRS Code (EP REG): 8642;
20031022	(-)	122	EP: PCT APP. NOT ENT. EUROP. PHASE
20050607	()	NENP	NON-ENTRY INTO THE NATIONAL PHASE IN:
			Corresponding country code for PRS Code (EP REG): JP;


US7332410B2 20080219 US2003141502A1 20030731

(ENG) Method of epitaxial-like wafer bonding at low temperature and bonded structure

Assignee: ZIPTRONIX INC US
Inventor(s): TONG QIN-YI US
Application No: US 35814103 A

Filing Date: 20030205

Issue/Publication Date: 20080219



Abstract: (ENG) A process for bonding oxide-free silicon substrate pairs and other substrates at low temperature. This process involves modifying the surface of the silicon wafers to create defect regions, for example by plasma-treating the surface to be bonded with a or boron-containing plasmas such as a B₂H₆plasma. The surface defect regions may also be created by ion implantation, preferably using boron. The surfaces may also be amorphized. The treated surfaces are placed together, thus forming an attached pair at room temperature in ambient air. The bonding energy reaches approximately 400 mJ/m²at room temperature, 900 mJ/m²at 150° C., and 1800 mJ/m²at 250° C. The bulk silicon fracture energy of 2500 mJ/m²was achieved after annealing at 350-400° C. The release of hydrogen from B-H complexes and the subsequent absorption of the hydrogen by the plasma induced modified layers on the bonding surfaces at low temperature is most likely responsible for the enhanced bonding energy.

Priority Data: US 35814103 20030205 A N; US 63527200 20000809 A 3 Y;

Related Application(s): 10/358141 20030205 20030141502 20030731 US; 09/635272 20000809 6563133 US

IPC (International Class): H01L02148; H01L021302; H01L02118; H01L021306

ECLA (European Class): H01L02102F2D; H01L02118B2; H01L021306

US Class: 438455; 257E21088; 257E21122; 257E21214; 257E21215; 257E21228; 438482; 438513; 438514

Publication Language: ENG

Filing Language: ENG

Agent(s): Oblon, Spivak, McClelland, Maier & Neustadt, P.C.

Examiner Primary: Parker, Kenneth



PLASMA

Examiner Assistant: Diaz, José R.

Legal Status:

Date +/- Code Description

20081104 () CC

US6563133B1 20030513

(ENG) Method of epitaxial-like wafer bonding at low temperature and bonded structure

Assignee: ZIPTRONIX INC US
Inventor(s): TONG QIN-YI US
Application No: US 63527200 A

Filing Date: 20000809

Issue/Publication Date: 20030513

Abstract: (ENG) A process for bonding oxide-free silicon substrate pairs and other substrates at low temperature. This process involves modifying the surface of the silicon wafers to create defect regions, for example by plasma-treating the surface to be bonded with a or boron-containing plasmas such as a B2H6 plasma. The surface defect regions may also be created by ion implantation, preferably using boron. The surfaces may also be amorphized. The treated surfaces are placed together, thus forming an attached pair at room temperature in ambient air. The bonding energy reaches approximately 400 mJ/M2 at room temperature, 900 mJ/M2 at 150° C., and 1800 mJ/M2 at 250° C. The bulk silicon fracture energy of 2500 mJ/m2 was achieved after annealing at 350-400° C. The release of hydrogen from B-H complexes and the subsequent absorption of the hydrogen by the plasma induced modified layers on the bonding surfaces at low temperature is most likely responsible for the enhanced bonding energy.

201-

203-

200-

204

202

Priority Data: US 63527200 20000809 A Y;

IPC (International Class): H01L021302; H01L02118; H01L021306 ECLA (European Class): H01L02102F2D; H01L02118B2; H01L021306

US Class: 257052; 257347; 257618; 257E21088; 257E21214; 257E21215; 257E21228; 438455; 438482; 438485;

438974

Agent(s): Oblon, Spivak, McClelland, Maier & Neustadt, P.C.

Examiner Primary: Lee, Eddie
Examiner Assistant: Díaz, José R.
Assignments Reported to USPTO:

Reel/Frame: 11265/0856 Date Signed: 20000808 Date Recorded: 20001024

Assignee: RESEARCH TRIANGLE INSTITUTE 3040 CORNWALLIS ROAD RESEARCH TRIANGLE

PARK NORTH CAROLINA 27709

Assignor: TONG, QIN-YI

Corres. Addr: OBLON SPIVAK MCCLELLAND ET AL 1755 JEFFERSON DAVIS HIGHWAY 4TH

FLOOR ARLINGTON, VA 22202

Brief: ASSIGNMENT OF ASSIGNORSINTEREST (SEE DOCUMENT FOR DETAILS).

Reel/Frame: 12002/0970 **Date Signed:** 20001026 **Date Recorded:** 20010725



Assignee: ZIPTRONIX, INC. RESEARCH TRIANGLE PARK NORTH CAROLINA

Assignor: RESEARCH TRIANGLE INSTITUTE

Corres. Addr: OBLON SPIVAK MCCLELLAND MAIER & NEUSTADT CARL E. SCHLIER

FOURTH FLOOR 1755 JEFFERSON DAVIS HIGHWAY ARLINGTON, VA 22202

Brief: ASSIGNMENT OF ASSIGNORSINTEREST (SEE DOCUMENT FOR DETAILS).

Legal Status:			
Date	+/-	Code	Description
20001024	()	AS	ASSIGNMENT New owner name: RESEARCH TRIANGLE
			INSTITUTE 3040 CORNWALLIS ROAD R; : ASSIGNMENT OF
			ASSIGNORS INTEREST; ASSIGNOR: TONG,
			QIN-YI;REEL/FRAME:011265/0856; Effective date: 20000808;
20001024	()	AS	New owner name: RESEARCH TRIANGLE INSTITUTE,
			NORTH CAROLINA; : ASSIGNMENT OF ASSIGNORS
			INTEREST; ASSIGNOR: TONG,
			QIN-YI;REEL/FRAME:011265/0856; Effective date: 20000808;
20001024	()	AS	New owner name: RESEARCH TRIANGLE INSTITUTE 3040
			CORNWALLIS ROAD R; : ASSIGNMENT OF ASSIGNORS
			INTEREST; ASSIGNOR: TONG,
			QIN-YI;REEL/FRAME:011265/0856; Effective date: 20000808;
20010725	()	AS	ASSIGNMENT New owner name: ZIPTRONIX, INC.
			RESEARCH TRIANGLE PARK NORTH CAROL; :
			ASSIGNMENT OF ASSIGNORS
			INTEREST; ASSIGNOR: RESEARCH TRIANGLE
			INSTITUTE;REEL/FRAME:012002/0970; Effective date:
			20001026;
20010725	()	AS	ASSIGNMENT New owner name: ZIPTRONIX, INC.RESEARCH
			TRIANGLE PARK, NORTH CAROL; : ASSIGNMENT OF
			ASSIGNORS INTEREST; ASSIGNOR: RESEARCH TRIANGLE
			INSTITUTE /AR;REEL/FRAME:012002/0970; Effective date:
			20001026;
20010725	()	AS	New owner name: ZIPTRONIX, INC., NORTH CAROLINA; :
			ASSIGNMENT OF ASSIGNORS
			INTEREST; ASSIGNOR: RESEARCH TRIANGLE
			INSTITUTE;REEL/FRAME:012002/0970; Effective date:
		. ~	20001026;
20010725	()	AS	New owner name: ZIPTRONIX, INC. RESEARCH TRIANGLE
			PARK NORTH CAROL; : ASSIGNMENT OF ASSIGNORS
			INTEREST; ASSIGNOR: RESEARCH TRIANGLE
			INSTITUTE;REEL/FRAME:012002/0970; Effective date:
20040525			20001026;
20010725	()	AS	New owner name: ZIPTRONIX, INC.RESEARCH TRIANGLE
			PARK, NORTH CAROL; : ASSIGNMENT OF ASSIGNORS
			INTEREST; ASSIGNOR: RESEARCH TRIANGLE INSTITUTE
20071011	0	EDAX	/AR;REEL/FRAME:012002/0970; Effective date: 20001026;
20061011	0	FPAY	Year of fee payment: 4;
20101216	0	FPAY	Year of fee payment: 8;
20101216	()	SULP	Year of fee payment: 7;



 ${\it MicroPatent\ Patent\ Index\ -\ an\ enhanced\ INPADOC\ database}$

USPTO Maint	tenance Report						
Patent Bibliog	raphic Data		10/03/2012 06:32 AM				
Patent Number:	6563133		Application Number:	09635272			
Issue Date:	05/13/2003		Filing Date:	08/09/2000			
Title:			E WAFER BONDING AT LOW D STRUCTURE				
Status:	12th year fee wii	ndow opens: 05/1	3/2014	Entity:	LARGE		
Window Opens:	N/A	Surcharge Date:	N/A	Expiration:	N/A		
Fee Amt Due:	mt Window not Surchg Amt open Due:		Window not open	Total Amt Due:	Window not open		
Fee Code:	1553	S					
Surcharge Fee Code:							
Most recent events (up to 7):	12/17/2010 12/17/2010 12/16/2010 12/16/2010 10/11/2006	Pat Hldr no Longer Claims Small Ent Stat Refund - Payment of Maintenance Fee, 8th Yr, Small Entity. 7.5 yr surcharge - late pmt w/in 6 mo, Large Entity. Payment of Maintenance Fee, 8th Year, Large Entity. Payment of Maintenance Fee, 4th Yr, Small Entity End of Maintenance History					
Address for fee purposes:							