1	UNITED STATES PATENT AND TRADEMARK OFFICE
2	BEFORE THE PATENT TRIAL AND APPEAL BOARD
3	X
4	SAMSUNG ELECTRONICS CO. LTD.,
5	SAMSUNG ELECTRONICS AMERICA, INC.,
6	SAMSUNG SEMICONDUCTOR INC., and
7	SAMSUNG AUSTIN SEMICONDUCTOR LLC,
8	Petitioner,
9	V. Case IPR2015-00459
10	HOME SEMICONDUCTOR CORPORATION Patent 6,150,244
11	Patent Owner. Patent 6,146,997
12	X VOLUME I
12	X VOLUME I
	DEPOSITION OF
13	
13 14	DEPOSITION OF
13 14 15	DEPOSITION OF
13 14 15 16	DEPOSITION OF GARY W. RUBLOFF, PHD
13 14 15 16 17	DEPOSITION OF GARY W. RUBLOFF, PHD Washington, DC 20005
13 14 15 16 17 18	DEPOSITION OF GARY W. RUBLOFF, PHD Washington, DC 20005
13 14 15 16 17 18 19	DEPOSITION OF GARY W. RUBLOFF, PHD Washington, DC 20005



1	
2	
3	Tuesday, August 18, 2015
4	9:04 a.m.
5	
6	
7	DEPOSITION OF GARY W. RUBLOFF, PHD, held at the
8	offices of:
9	
10	FISH & RICHARDSON PC
11	1425 K Street NW, 11th Floor
12	Washington, DC 20005
13	
14	
15	
16	Pursuant to notice, before Denise D. Vickery,
17	Registered Merit Reporter, Certified Realtime
18	Reporter, and Notary Public in and for the District
19	of Columbia.
20	
21	
22	



1	APPEARANCES	
2		
3	For the Petitioner and the Witness:	
4	FISH & RICHARDSON PC	
5	1425 K Street NW, 11th Floor	
6	Washington, DC 20005	
7	202.783.5070	
8	BY: INDRANIL MUKERJI, ESQ.	
9	mukerji@fr.com	
10	BY: DAVID L. HOLT, ESQ.	
11	David.Holt@FR.com	
12		
13	For the Patent Owner:	
14	TECHKNOWLEDGE LAW GROUP LLP	
15	100 Marine Parkway, Suite 200	
16	Redwood Shores, CA 94065	
17	650.517.5200	
18	BY: JERRY CHEN, ESQ.	
19	jchen@tklg-llp.com	
20		
21	Also Present:	
22	Ron Maltiel, RMG and Associates	



1		INDEX	
2	EXAMINATIO	N OF GARY W. RUBLOFF, PHD	PAGE
3	By Mr. Che	n on 6,146,997	5
4	By Mr. Muke	erji on 6,146,997	249
5	By Mr. Che	n on 6,150,244	251
6			
7		EXHIBITS	
8	RUBLOFF		
9	EXHIBIT	DESCRIPTION	PAGE
10	No. 1	Curriculum Vitae	12
11	No. 2	Declaration of Dr. Gary W. Rubloff	125
12		U.S. Patent No. 6,146,997	
13	No. 3	Errata Sheet	125
14	No. 4	U.S. Patent No. 6,146,997	130
15	No. 5	Process Induced Degradation of Thin	142
16		Oxides, Wong	
17	No. 6	U.S. Patent No. 6,277,720 Doshi	159
18	No. 7	U.S. Patent No. 5,770,498 Becker	212
19	No. 8	Declaration of Dr. Gary W. Rubloff	248
20		U.S. Patent No. 6,150,244	
21	No. 9	U.S. Patent No. 6,150,244	253
22	(Exhil	oits attached to transcript.)	



1	PROCEEDINGS
2	
3	
4	GARY W. RUBLOFF, PHD
5	called for examination, and, after having been duly
6	sworn, was examined and testified as follows:
7	EXAMINATION
8	BY MR. CHEN:
9	Q. Good morning.
10	MR. MUKERJI: We should
11	probably I'm sorry to interrupt. We should
12	probably do introductions
13	MR. CHEN: Sure.
14	MR. MUKERJI: since we don't
15	have a video camera and all that.
16	You want to go first?
17	MR. CHEN: Sure. Jerry Chen from
18	TechKnowledge Law Group representing respondent,
19	Home Semiconductor Corporation. With me is Ron
20	Maltiel, expert for Home Semiconductor Corporation.
21	MR. MUKERJI: Indranil Mukerji and
22	David Holt of Fish & Richardson representing the



1 petitioner and the witness here today. When I say "petitioner," I mean petitioner in all four of the 2 3 RPIs that will be covered by this deposition or this 4 cross-examination. 5 I'll also note for the record before we went on the record, counsel and I had a 6 7 discussion about apportioning the cross-examination so it's clear which cross is for which declaration, 8 9 and I think we agreed to try to work together on 10 that. 11 BY MR. CHEN: 12 Ο. Sure. 13 Am I supposed to introduce myself? Α. 14 MR. MUKERJI: You'll be 15 introducing yourself all day. 16 THE WITNESS: Okav. 17 MR. MUKERJI: So we can get going. 18 BY MR. CHEN: 19 Good morning, Dr. Rubloff. Ο. 20 Good morning. Α. 21 My name is Jerry Chen. I'm an attorney Ο.

with the firm of TechKnowledge Law Group.



1	represent respondent, Home Semiconductor
2	Corporation. I'll be taking your deposition on
3	cross-examination today in connection with the IPRs
4	filed by Samsung against the Home patents.
5	In today's cross-examination, I'll ask
6	you questions related to the subject matter at issue
7	in those RPIs. You will need to answer my questions
8	truthfully and completely. The court reporter will
9	record my questions and your answers in writing.
10	As explained, if your attorney objects,
11	you may you must still answer all my questions.
12	You understand?
13	A. I understand.
14	Q. Okay. If you do not hear or understand
15	my questions, please ask me to repeat or clarify.
16	If you answer my questions, my assumption will be
17	that you understood the questions.
18	You understand?
19	A. Yes.
20	Q. And if you need a break, please let me
21	know and we'll take a break.
22	A. Thank you.



1 Okay. Can you think of any reason that Ο. 2 might affect your ability to provide truthful and 3 complete answers to my questions today? 4 Α. No. 5 Okay. Do you have any questions before Ο. 6 we start? 7 Α. No. Okay. Dr. Rubloff, could you please 8 Ο. 9 state and spell your full name for the record? 10 Α. Gary, G-a-r-y, Wayne, W-a-y-n-e, 11 Rubloff, R-u-b-l-o-f-f. 12 Dr. Rubloff, are you being compensated 0. 13 for your work on these matters? 14 Α. Yes. 15 What is your compensation? Ο. 16 For my time it's \$400 an hour, and I Α. 17 think it's 600 an hour for deposition and testimony. 18 I'm not sure about that. 19 Ο. Okay. 20 I don't really remember what our Α. 21 agreement was. 22 Ο. Okay.



But that's what it's been in 1 2 some previous times. 3 Are you currently retained by Samsung 4 as an expert witness for other matters? 5 Α. No, just the four things that are 6 today. 7 Okay. Prior to these current matters, 0. these four IPRs, had you worked for Samsung on any 8 9 other matters? 10 Α. No. 11 How long have you worked as an expert Ο. 12 witness? 13 MR. MUKERJI: Objection to form. 14 THE WITNESS: You mean when was 15 the first date that I did anything like this? Is 16 that what the question is? 17 BY MR. CHEN: 18 Ο. Sure. Yes. How long have you been 19 working as an expert witness? 2.0 You mean in general for -- for Α. 21 different cases? 22 Ο. For different cases, yes.



Yeah, I think -- I don't remember 1 2 exactly, but I think I did a small case in 3 California maybe in late '80s or early '90s. 4 don't remember. 5 Okay. 0. And just a few cases since then. 6 Α. 7 Were they all patent matters? Ο. 8 When you say "patent matters," you mean Α. 9 IP generally? I mean --10 Ο. Cases related to patents. 11 Α. Yes. Yes. 12 Were they all related to 0. semiconductors? 13 14 Α. Depends what you mean by "semiconductors." 15 16 What was the subject matter of the Ο. 17 cases generally? 18 So one, a small first one I recall had Α. 19 to do with semiconductor processing equipment, and 2.0 then the only two that have been really kind of 21 serious time consuming have been in LCD displays and 22 the electronics, control transistor electronics that



1 goes into LCDs.

2

3

4

5

6

9

- Q. Okay. Do you know how many cases prior to these matters you worked on as an expert witness?
 - A. Not offhand.
 - 0. Less than 10?
 - A. Yes, less than 10.
- 7 O. Less than five?
- 8 A. I don't know.
 - Q. Okay. Do you remember in those prior cases whether you represented the patent holder?
- 11 A. I don't remember about -- so there were
 12 two large LE -- LCD cases, and I think I represented
 13 the owner of the patent. It was an infringement.
- No. I'm sorry. I'm sorry. Yes, I represented -excuse me. I represented the holder of the patent
 who was suing for infringement.
- 17 Is that the right way to say it?
- 18 Q. Yes.
- A. And in the first case, I don't remember
 who owned the patent.
- 21 And then for completeness, there were a 22 couple of little things where people needed my



1 advice or wanted me to go to the Patent Office where 2 they have -- they're having an informal hearing with 3 the examiner, some things like that, but that's it. 4 All right. But these cases are the Ο. 5 first cases that you worked on that are related to a petition for review before the Patent Trial and 6 7 Appeal Board? 8 You mean IPR cases? Α. 9 Ο. Yes. 10 Α. I think so. I think I had one opportunity where I was asked to go to the Patent 11 12 Office to talk with the examiners about the request 13 that had been made for reexamination, but I think 14 that's different from IPR. 15 Do you remember when that case was? Ο. 16 I would guess three or four years ago, Α. 17 but I'm not sure. 18 And in that case, did you represent the Ο. 19 patent holder? 20 I don't know. Α. 21 THE REPORTER: Exhibit 1.

(Document marked, for



- 1 identification purposes, as Rubloff Exhibit No. 1.)
 2 BY MR. CHEN:
- Q. Dr. Rubloff, I've asked the court reporter to mark as Exhibit 1 your curriculum vitae.
- 5 I hope I pronounce that right. I'll just call it
- 6 CV.
- 7 A. (Laugh).
- Q. Please take a moment to review this good document.
- 10 A. (Reviewing document). Okay.
- Q. All right. Dr. Rubloff, is this your
- 12 | CV?
- A. This is my CV as of I don't know what
 date, recent, fairly recent, but not completely up
 to date.
- Q. Up to date with respect to at least this year, though?
- A. Well, I don't know. I'd have to look
 in detail at some of these. I'm sorry. I think
 it's a fairly small matter, but I wouldn't like to
 say that it's certainly up to date as of a year ago.
- 22 Because if you'll look at these conference



- organization activities, you know, we're required -not required but expected to have these long CVs.
 - O. Right.
 - A. And, frankly, they're very hard to keep, up -- up to date on. So conference organization activities, I'm sure that there are things now in that don't appear here --
- Q. Okay.

4

5

6

7

9

21

- A. -- and probably more than a year ago.
- 10 Q. Okay.
- 11 A. Very hard to keep this kind of thing up
 12 to date.
- Q. Sure. But largely current at least through 2013/2014?
- A. Mostly current.
- I guess I should note one or two things
 that have changed. I'm pleased to say that my
 position as director of the Center for
 Nanostructures for Electrical Energy Storage and my
 role as -- where is it here -- founding director of
- because I have acting directors for both of these.

the Maryland NanoCenter have changed temporarily



1 O. Okay. 2 Since I'm on sabbatical. Α. 3 Ο. Okay. 4 I'm very pleased to report that. Α. 5 And probably the number of publications and stuff, that's changing on a weekly basis. 6 7 O. Sure. 8 -- that won't be up to date. 9 Okay. Now, Dr. Rubloff, have you 0. 10 worked in the field of semiconductor manufacturing? 11 In -- yes. Yes. In the -- in the Α. 12 research domain and in connection with people who 13 are actually doing manufacturing and the development 14 of manufacturing strategies. 15 So you haven't worked directly yourself Ο. in doing manufacturing or developing manufacturing 16 17 strategies; is that right? 18 MR. MUKERJI: Objection to form. 19 No, that's not the THE WITNESS: 2.0 I have worked in manufacturing strategy No. case. 21 development.



BY MR. CHEN:

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

O. Oh.

A. I should mention, there's a publication
on the list here, which I think was 1992, in the IBM
journal, which is actually a summary of the work
that I had done in research and collaborated with
Don Bordonaro in IBM Burlington, who was in charge
of the Strategic Equipment Council -- I think that's

what it was called -- for the IBM Corporation.

So they were the ones central to making decisions about what kinds of tools to buy, what design changes are needed, and really driving the move toward manufacturing cluster tools. So that's -- that you can see in that publication.

And what was interesting about that is that my research groups were doing the research counterpart of cluster tools, which I'm sure we'll get into, and so we put our heads together and wrote a review paper about where this is actually going.

- Q. When did you first start working with semiconductor manufacturing?
- A. I guess the right introduction to that, it's a little cloudy how you would describe it



because I started out in as a kind of pure scientist
in materials surfaces, and I got interested in
electronic materials, which are relevant to
semiconductor manufacturing, in about 1977.

And that underwent continuous evolution from kind of the science of interfaces of electronic materials, to the processes and equipment, to the integration of those schemes into process integration flow. And so by -- let's see. It was on silicide interfaces and then it went to CVD and etching and so on, and I would say -- let's see.

I joined the Silicon Technology
Division in 1986 as a manager, and in 1985 I was a
technical staff person to the vice president for
logic and memory. So somewhere in there my science
evolved to the technology and, in particular, the
manufacturing aspects where -- where what I'm
talking about is: What kinds of equipment do you
use to make these kinds of devices? And how does
that equipment carry out what you want to make these
devices? And what are the manufacturability issues
that are associated with using those things? In



6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

particular, both equipment and also the process

flow.

So I was very sensitized to that in

those days, and I guess I'd say that that certainly,

the time frame of around 1980, if you had asked me then, I would say, yes, I'm interested in working on aspects critical to semiconductor manufacturing.

- Q. Okay. And was your work in research?
- A. I was in the research division, but I had collaborations and interactions and -- I don't know -- partnerships with people at IBM Fishkill and IBM Burlington. Don Bordonaro, who I mentioned, I think his organization was central in helping and, as I hear it, underwriting applied materials to development of the 5000, which was the pioneering cluster tool that was introduced, I think, in 1987.

before you ask the next question -- I'll just remind you. I don't know what confidentially -- confidentiality obligations you may have to your prior employers and that sort of thing, just respect that.

MR. MUKERJI: Dr. Rubloff --



1	THE WITNESS: Yes.
2	MR. MUKERJI: This is a public
3	proceeding. So don't reveal anything confidential.
4	If you have a question about that, let us know.
5	THE WITNESS: Okay. Yeah. I
6	think that there isn't anything, but I've been gone
7	20 years from IBM.
8	So to finish that story, as I
9	as I worked in silicon technology, I became
10	acquainted with the kinds of people who are doing
11	device integration strategy and interacting with
12	them and that was a nice residence because it
13	related our capabilities in process research to
14	their manufacturing considerations.
15	And then about the time let's
16	see. This would have been, I guess, probably in the
17	CV, of course.
18	Yes. So in 1992, I moved from a
19	management role in silicon technology to a
20	management role in manufacturing research
21	department, and that allowed me to get new
22	interactions and perspectives on particularly the



- role of process modeling, logistics, factory flow, 1 2 things like that. And these I think -- and I moved 3 my niche in experimental research to process sensing 4 for advanced process control. 5 And so I kept -- I know this is a slightly long-winded answer, but the fact is that I 6 7 kept evolving into manufacturing and in the first technology roadmap, which was 1994 for the 8 9 semiconductor industry, I was involved in the 10 metrology section and we started the emphasis then on advanced process control, which has since become 11 12 a reality. 13 So my research was in doing CVD 14 process and can we tell what's the chemistry 15 happening on the surface at that time by using 16 appropriate sensors, and how do you turn that into a 17 way of controlling those tools. 18 There are some very nice stories actually to tell about that. 19
- 20 BY MR. CHEN:
- Q. So let me see if I can -- you know,

 correct me if I'm wrong in terms of how I summarize



1 your experience.

Your own work in the '80s was in research, but you collaborated with individuals who were more directly involved in manufacturing and your research had applicability to semiconductor manufacturing?

- A. I think that's a reasonable approximation to what I gave as a much longer description.
 - O. Did you work in the FAB?
- A. Well, that's a complicated question.

 In a manufacturing FAB, the answer is no. In a development FAB, I had times when I would interact with people occasionally in that environment. In the research division, it's complicated because of the structure of IBM.

In the research division, we had an advanced clean room, which was a partnership with the Fishkill development divisions and the Burlington development and manufacturing divisions. So it's really hard to say where the line is there.

And my -- I had a number of management



- roles and then, in addition, I'm a research staff
 member. I do research and that -- that research
 included management responsibilities for what was
 called -- yeah. Now, I can't remember the name of
 it, but an exploratory clean room facility in
 Yorktown research. So, and I was in that facility
 on a fairly regular basis.
- 8 So I know what a clean room is.
- 9 Q. But -- okay. But you didn't work in a
 10 manufacturing lab that was used to make commercial
 11 product; right?
- 12 A. No, I was not in the FAB in Burlington 13 or Fishkill on a regular basis.
 - Q. Did you work in the field of thin films?
- 16 A. Certainly.

- Q. What was your experience with thin films?
- A. Let's see. My research in thin films,

 I guess I would say, started in around 19 -- I

 wonder if I can tell from here. It would have been

 I started IBM in '73. I think it must have been



about '77 when I turned my attention from catalytic surface science problems to the formation of metal silicides at the metal silicon interface. So that was depositing a thin film of metal, look at how it reacts with the silicon underneath, how silicides are formed, and all the implications that came from that.

And the thin film work has continued to this day and included the next generation of that work was MOS structures, metal-oxide-semiconductor structures, based largely on thermal oxidation. And then chemical vapor deposition and that was aimed at the silicon industry primarily, although later on we had sojourns into gallium nitride since I've been at Maryland, and so it's been continuously thin films of one sort or another.

Today it's atomic layer deposition which is a derivative or, let's say, the forefront of CVD for building nanostructures.

- Q. Okay. How about etching? Did you do work with etching?
 - A. Yes, primarily dry etching or plasma



- etching as you might call it. A little bit wet

 etching. We use wet etching as a kind of, you know,

 workhorse for simpler things.
 - Q. How about did you work with lithography?
 - A. Yes.

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

- Q. What type of work did you do with lithography?
- A. So most of our work didn't require high resolution lithography because we were really studying thin films and interfaces, but there have been some cases where we've done that especially more recently because we use -- so in the NanoCenter, which I direct, or not this semester but I direct, we have a clean room facility.
- So I'm responsible ultimately for that, and so there's plenty of lithography. And then the program, which actually should be a CV correction here, I'm no longer doing biomaterials and bioMEMS, but for that we do lots of lithography as well as for the energy devices.
 - Q. Did any of your work with lithography



1 | relate to semiconductor manufacturing?


- A. Indirectly I would say, not principally.
 - Q. Did you do work with semiconductor process integration?
 - A. Yes, in various flavors. In one case, as one kind, the laboratory that I started in 1986 at IBM included capabilities for various kinds of chemical growth and evaporation techniques for deposition and also surface cleaning and -- let's see -- some -- some ion beam plasma work, not a major feature.

And there we were interested in looking at: If I put down a layer of this material under these conditions, what does that do to the next layer of some other material? In other words, that was the one embodiment of looking at the question of process integration, which is a very critical question.

But in another sense, the interactions that -- that I had with various people in IBM in research, particularly there were people that I



1	recall quite well interacting with, who would
2	present a problem like this. Actually, one of them
3	was: How do we make a self-aligned shallow trench
4	isolation? And what can your CVD process do for
5	that? And what's the dependency on etching?
6	And so I remember that in those days,
7	because we knew how to do some of these processes
8	and we were interested in semiconductor
9	manufacturing technology, I and the people in my
10	group had a lot of interaction with the device
11	integration people in the silicon technology
12	division who were working as part of what was called
13	the ASTL, Advanced Silicon Technology Lab, that
14	partnered our research division in Yorktown with IBM
15	Burlington and IBM Fishkill development and
16	manufacturing science.
17	So this notion of process integration
18	is one that I've been, I would say, far more close
19	to in kind of the strategic implications than how
20	much I could do in my own research lab.





1	right?
2	MR. MUKERJI: Objection to form.
3	THE WITNESS: Would you restate
4	that, please?
5	BY MR. CHEN:
6	Q. I was just trying to clarify the last
7	statement you made.
8	You said that:
9	This notion of process integration is
10	one that I would say that I'm far more close to in
11	kind of the strategic implications and how I could
12	do in my own research lab.
13	And I so wanted to clarify whether you
14	meant that you didn't actually do any direct
15	research or direct work with semiconductor process
16	integration; is that right?
17	MR. MUKERJI: Same objection.
18	THE WITNESS: I don't think that's
19	a fair way to characterize it.
20	So I was referring primarily to my
21	discussions in the '80s
22	BY MR. CHEN:



- 1 Ο. Okav. -- and early '90s with IBM technology 2 3 people in research and in other divisions --4 Ο. Okay. 5 -- when I made that statement. In terms of how much my -- let's say my 6 7 publishable research has been in process integration, I think it's been pretty substantial. 8 9 0. Okay. 10 So, for example, at a certain point in I think about late '80s, people were interested in 11 12 making high-density capacitor structures and the 13 question was: What can you do to make a high 14 surface area out of thin film technology? And the 15 answer to that we found was to use 16 nucleation-controlled growth that allows you to make 17 rough silicon surfaces.
 - Out of that I think we have a patent and a number of publications. That certainly is a process integration issue, although not the entire line that you have for making the device.

And then moving to the present, our



18

19

20

21

1	work has been recognized in energy storage, which
2	uses the same thin film techniques as the
3	semiconductor world does, CVD, ALD, oxidation, etc.
4	And we've been nationally recognized
5	for building the world's smallest battery using
6	highly conformal deposition by a kind of CVD
7	technique called atomic layer deposition. Put two
8	electrodes at either end of a nanoport and make a
9	full-fledged battery. So that is certainly process
10	integration example.
11	So, I mean, the bottom line is that my
12	research students and the students who have to
13	listen to me in lecture know what process
14	integration is.
15	Q. Did you ever develop a semiconductor
16	process for making a device?
17	A. Now, that's a very broad question.
18	That's too broad a question for me to know how to
19	parse.
20	Q. Okay. Did you ever develop the

semiconductor process from beginning to end for

manufacturing a semiconductor device?



20

21

1	A. You mean where my hands or my head were
2	doing every single step and coming up with a
3	different device or a different process flow?
4	Q. Yes.
5	A. No.
6	Q. Did you ever develop semiconductor
7	processing
8	A. Actually, I'm not sure anyone has done
9	the whole thing alone.
10	Q. Okay. Did you work on a portion of a
11	semiconductor process that was then used to
12	manufacture a device?
13	A. I certainly worked on processes that
14	are used in semiconductor device manufacturing and
15	trying to see ahead what are the things that control
16	that.
17	Yeah, I guess I could give an example.
18	Actually, it's an interesting one.
19	I had a program with Northrup Grumman,
20	which is interested in gallium nitride HEMT devices,
21	and the trick in the HEMT device is that there's a
22	gapping layor of only 20 nanomotors whose thickness



controls the performance of the HEMT device. And	w∈
developed and my group, working with the engineers	;
at Northrup Grumman, we developed a realtime for	
institute sensor that could determine in realtime	
what the thickness and deposition rate of the CVD	
process was as MOCVD, gallium nitride, aluminum	
gallium nitride.	

And we put in a process control so that in realtime we could tell how many layers are on the surface and then turn off the process when there's just the right number, and they were able -- we were able to control the aluminum gallium nitride cap layer thickness to 1%.

- Q. Did you ever develop portions of a semiconductor process that was used to manufacture a MOS semiconductor device?
 - A. An M-O-S?
 - Q. Yes.
- A. The one example was that we did some work on understanding the stability of the thermal SiO2 silicon interface high temperature annealing and we looked at what are the degradation mechanisms



that happen. And we started in research with the supposition that, well, if we can control the cleanliness of the process environment, the kind of thing cluster tube people worry about, we might be able to make better structures. We found exactly the reverse.

What happened was, there's a reaction where the silicon and the SiO2 form volatile silicon monoxide, which comes off the surface and ends up causing activation of existing defects, making them electrically active, and then later on leads to voids in the oxide film.

So this actually was the subject of both a number of publications and a patent, and in a sense that was adopted in manufacturing, but I'll tell you how.

Gary Barner, who was at Yorktown, was working with colleagues in Burlington. And they had noticed that when they did annealing in what they thought was a really good furnace, really clean, that the devices failed too often, more often than usual. And then he remembered our work and he said,



- oh, they taught us what's going on there and all you
 have to do is to put some little bit of water or
 oxygen into the annealing environment. This problem
 will go away, and it did.
- 5 So I don't know what it really led to 6 but --
- 7 O. So --

10

11

12

13

14

15

16

17

18

19

20

21

- 8 A. -- that was gratifying.
 - Q. So your work, again, had applicability to semiconductor manufacturing or the manufacturing of semiconductor devices; is that what you're saying?
 - A. I think it had some relevance to them. You know, the people who work in development are usually doing a more evolutionary approach and more practical approach because you're trying to make things work.
 - Q. Right.
 - A. We were doing research that had, I think, a remarkable level of interaction and impact compared to what most people do in research.
 - Q. But your work wasn't in development;



correct?

1

2

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

- A. No, I was in the research division.
- Q. Okay. And so you didn't ever develop a semiconductor process or portion of a process that was to be used directly in the manufacturing of a semiconductor device; is that fair?

MR. MUKERJI: Objection to form.

THE WITNESS: It's hard for me to

measure that because we had a very integrated environment in IBM across its divisions from research to manufacturing, and part of my hesitation is that the program that I started in 1986 at IBM was in a sense pioneering.

We brought together ultraclean process environments that could be coupled into process integration sequence, and part of that work was in low temperature epitaxy, which is sometimes called UHV/CVD epitaxy.

Bernie Meyerson was primarily responsible for that, but I think his ability to make that happen came from the vision that I had and that he and one or two other colleagues had in



- creating this research -- special research
 environment. We call it integrated processing, but
 it's really a research version of cluster tool
 manufacturing.
- 5 BY MR. CHEN:

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- Q. Did you ever develop semiconductor processes for use in a commercial semiconductor device?
 - A. Well, I'll give you kind of the same example that this UHV/CVD epitaxy that Bernie Meyerson was primarily responsible has been a huge hit and certainly in manufacturing, but he was really the driver of that. And he built on some of the things that we together talked about and realized in my lab and the example I gave you of ultraclean annealing of MOS structures and so on.
 - Q. How would you distinguish between the field of research that you worked in and the development field?
 - A. In the research division, we had the freedom to choose which processes, which devices, which sequences of processes and structures and



7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- devices we wanted to focus on. In development,

 there's a technology roadmap where we know that the

 industry has the -- it used to call it the national

 technology roadmap for semiconductors, then the

 international technology roadmap for semiconductors.
 - And then so this is pre-competitive roadmap where people should be trying to move the technology, and I would say that that roadmap defines vectors of what people should work on and that's what people in development largely do.
 - But now and then research can play a role in changing which vectors are adopted or making new vectors. So I think maybe a simple way to put it is that development is really mission oriented. Research has a mission, but it's an adjusted one. It's more adjustable mission.
 - Q. Do you understand what are the general goals in semiconductor manufacturing?
 - A. I think so.
 - Q. What are those general goals?
 - A. Well, very generally speaking, kind of broad-brush perspective, they're interested in



increasing performance, increasing or at least not 1 2 hurting reliability, driving down costs, and those 3 are leveraged by other things such as factory 4 flexibility, process integration alternatives, and 5 so on. Oh, and availability of equipment, equipment 6 design. And these general goals are the typical 7 Ο. objectives that someone might have when they're 8 9 trying to develop a semiconductor process; correct? 10 MR. MUKERJI: Objection to form. 11 THE WITNESS: I think it depends 12 on who's developing a process. So you said "a 13 semiconductor process." Let's say I'm trying to develop an MOS isotropic etching process. I'm 14 15 probably a process engineer, not a process 16 integration specialist. My task is to make that 17 single process work better. 18 So I really don't have as my 19 mission the larger system goal of improving 20 manufacturing costs and performance and so on. Ι 21 have one piece of the puzzle. So that's quite



different.

BY MR. CHEN:

- Q. So the general goals that you had mentioned before are goals for the larger system?
 - A. Yes.
 - Q. All right.
- A. Somebody, somebody at the top of the organization has to worry about those goals. Let me give you an example what I'm talking about.

In something like the -- what would have been the mid-'90s when I had been at North Carolina State University and I came to Maryland, where there were a different set of skills in the institute that I directed, we had a National Science Foundation program supported by also the Semiconductor Research Program to understand the interaction between an individual process model, like for CVD or etch or probably both of them, and the equipment models that carry out that process, which may be cluster tools and have some number of chambers on them that robots move things through.

And then you can have different numbers of these cluster tools, and the numbers that you



6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

- have in the configuration of each tells you how
 efficient your factory flow will be. And then the
 factory has to look at the horizon of what is going
 to be the demand for this product and that product.
 - So we had integrated models that went all the way from a specific materials thin film process to the horizon of changing demands and factory flow optimization.
 - So at the end of that is where those general goals lie, but those general goals depend on what happens at each little process. And if you make a process improvement, it will affect or may not affect the flow of product through a cluster tool or through a sector of the FAB.
 - So there's a whole hierarchy from individual process to the kinds of general goals that you're talking about.
 - Q. So I'm clear, when we talk about overall system, we're talking about the entire semiconductor process for manufacturing a device from beginning to end; correct?
 - A. Yes, and the way that it's made. I



- mean, that's -- that's a factory, that's all the
 equipment in the factory, that's the sequence of
 processes that individual tools in the factory have
 to -- have to carry out.
 - Q. And then when you mention individual process, that is a subset of that overall semiconductor process, for example, you know, etching?
- 9 A. Uh-huh.
- 10 Q. Or deposition?
- 11 A. Yes.

6

7

8

12

13

14

15

16

17

18

19

20

21

- Q. Okay. Who's responsible for assembling all the individual processes into a single overall system or overall process?
 - A. So I guess the best way to address that question is, this would typically involve a significant number of people, maybe a couple hundred or something like that. In IBM environment, only one I can speak to, these would involve development, probably manufacturing, probably equipment engineering, and some research people. So that's a team who wants to develop the next version of the



1	CMOS, or whatever it is, and so there will be some
2	management leader there who has that responsibility
3	of organizing the team and anticipating what it is
4	that they're going to get together. Right?
5	Ah, I'll give you a good example.
6	When I was working in the this would
7	have been in the '80s. When I was working on CVD,
8	PVD processes, etching processes and so on, IBM was
9	facing a huge transition. That transition was
10	interconnect. We were at four levels of metal
11	interconnect with aluminum as the conductor and
12	silicon dioxide as the insulator.
13	And those people who would have been on
14	such a team and the kind of strategic forecasters of
15	where things can go this is this technology
16	roadmapping environment identified the fact that
17	it can't keep going this way because the capacitants
18	between the wires is too large for the higher
19	speeds. We anticipate smaller devices to give.

The resistivity of the aluminum wires is just too high, and so the desire was to replace aluminum with copper, including diffusion barriers,



20

21

adhesion layers and so on that would be necessary,

and to replace the silicon dioxide insulator between

the wires with low K dielectrics. These would be

normally polymers or some kind of porous material.

And so there were teams of people and

And so there were teams of people and leaders of those teams who spent huge amounts of effort trying to figure out how do we get from aluminum SiO2 to copper polymer, and everybody was involved in that. All the people in my group.

At that time, I was second level manager, and so I had an etching group who worked under me and a physical vapor deposition group and a chemical vapor deposition group, which is kind of mine, and characterizations group, and everybody was focused on that problem.

So is there one person who's completely responsible? I don't know the answer to that. But it certainly is a hierarchal team that integrates a lot of things or you can't address that kind of problem.

And, incidentally, the change was successful. Everybody uses copper wiring today.



1	Q. All right. Let me again see if I
2	understand what you're saying.
3	So for developing an overall
4	semiconductor process for manufacturing a device,
5	there will be individual team members or groups that
6	might have responsibility or will have
7	responsibility for a specific aspect of the process,
8	and specific aspects might be etching or another
9	aspect might be deposition or another aspect might
10	be lithography; is that fair characterization?
11	MR. MUKERJI: Objection to form.
12	THE WITNESS: Those three things
13	are essential to, let's say, changing the paradigm
14	of going to a next generation process flow, but
15	those are kind of at the bottom of the ladder and
16	then there are levels in between.
17	So, for example, there might be a
18	module of, well, how do we get this litho process to
19	work with this etch process? What are the
20	compatibilities and trade-offs between them?
21	BY MR. CHEN:
22	Q. Right.



- A. It might be deposition and etchback, you know, all kinds.
- Q. Okay. Let me see if I can approach it differently. I'm trying to understand the hierarchy.
- A. And -- and clearly the average process
 engineer --
 - Q. Right.

12

13

14

15

16

17

18

19

20

21

- 9 A. -- who's working on one or two tools
 10 and processors, doesn't have this whole picture in
 11 mind.
 - Q. Right.
 - A. But most of them after a couple of years will understand that that etch process they're supposed to fix, the reason is it's linked to other things. If that etch process drifts off to the right, then the next thing is going to have to compensate for that or it's going to fail.
 - Q. Sure. Okay.
 - So at the -- for the development of a semiconductor process for manufacturing a device, at the base level of the hierarchy are the individual



1 process engineers who are responsible for specific 2 aspects of the process like etching or deposition or 3 lithography; is that correct? MR. MUKERJI: Objection to form. 4 5 THE WITNESS: Well, I don't know about the base level, quite -- quite what you mean 6 7 by that. BY MR. CHEN: 8 9 Ο. Okay. Could you describe again the 10 general hierarchy for developing a semiconductor 11 manufacturing process beginning with the --12 MR. MUKERJI: Objection to form. 13 BY MR. CHEN: 14 -- lowest level and then moving up the 15 hierarchy to the individual who has the 16 responsibility or visibility of the overall process? 17 MR. MUKERJI: Objection to form. 18 THE WITNESS: So you depicted a 19 kind of vertical structure, a hierarchal structure. 20 In one way or another, the organization has to have 21 that, but you said developing a semiconductor 22 process.



To me, that can mean an individual
etch process. It can mean a kind of module etch
coupled with lithography and so on, and so the
people responsible for that are existing at all
levels.
BY MR. CHEN:
Q. I'm talking about developing the
process for manufacturing a device so it would
include all the different steps that are needed to
manufacture a device.
A. Well, remember that there's heritage
here. It's very rare, if ever, that you just make a
new a whole new structure.
Q. Sure.
A. Things evolve. If there are 25, 125
process steps to today's CMOS generation X, then
most of the changes will be evolutionary. They
might be in one process level, say etch, they might
be in a module level, and it's not very often that

Does that help you?

it's something like I described with whole change in



the interconnect world.

20

21

1	Q. Not really. I'm still a little bit
2	unclear. Maybe I'll try to approach it just another
3	way.
4	The process engineer that you mentioned
5	before who works on one of the specific aspects of
6	the process, like etching or deposition or
7	lithography or something of that nature, that
8	individual is responsible for improving or
9	developing a specific aspect of a process; correct?
LO	A. How big did you mean the word "process"
L1	to apply?
L2	Q. All right. Okay. You know what? This
L3	is
L4	A. I'm not trying to be difficult but
L5	Q. No, no. I understand. I want to make
L6	sure that we're on the same page in terms of how we
L7	use terms, and I think process is one of those that,
L8	depending on context, might have different meaning.
L9	What is the term that you feel most
20	comfortable with when I want to refer to the entire
21	process for manufacturing a device, the process that

includes, you know, multiple etch steps or multiple



- deposition steps, and all those sort of individual processes?
- A. I don't know what term I'd use for that. I mean, I don't think about it in that -- in that sense.
- Maybe I can suggest one thing, though.

 So I tell my students --
 - O. Sure.

9

10

11

12

13

14

15

16

17

18

19

20

21

- A. -- if you go to work for Intel or some company like that, first job is probably going to be equipment engineer or process engineer with a Ph.D. in this case, as my students do.
 - Q. Right.
- A. And they are going to work with people who are, for example, they would often be an equipment engineer that has a master's degree or something like that. And I tell them that your first job is going to be kind of centered around a unit process, meaning it's etch and it's a Lam, whatever it is, etch tool.
- And I tell them, what you should look for in your career is start to understand what



everybody else is doing. What's the implication of that etch process and that tool on other things in the sequence in that region? If you're working on interconnect, you're working on shallow trench isolation, or DRAM capacitors.

Because the job you really want is process integration engineer because then you're looking at several steps, and I was -- I thought about this hard when I was asked to define one of ordinary skill in the art, and I chose that to be actually for -- for all three patents at issue here.

Someone typically with a master's degree and, importantly, a couple of years of experience. Because when you come in with a master's degree, you may know how to run an etch tool, but what you really need to do is to understand its relationship to things around it in the process flow.

And so the only demarcation line I could offer is process or equipment engineer, process integration at some level, and then kind of the big driver is fourth level management or



something like that, who are organizing people at 1 2 many levels if there's a major challenge to take on. 3 So one of the terms you used was Ο. 4 "unit process"? 5 Α. Yes. 6 If I use the term "unit process" Ο. Okay. 7 to refer to, like, etching or deposition, like the specific aspect of a process, is that a fair way to 8 9 use the term? 10 Α. That's a good idea. 11 All right. O. 12 That's actually what it's called. Α. 13 Okay. Q. 14 Α. Better idea. I didn't think to share 15 that earlier. 16 MR. MUKERJI: Mr. Chen? I'm 17 sorry. We've been going about an hour. You mind if 18 we take a short break? 19 MR. CHEN: Sure. Let me just 20 finish these definitions, and then we'll take a 21 break. I was thinking about that too. 22 BY MR. CHEN:



- Q. Okay. And then if I use the term
 "system process," can I use that to refer to the
 overall process that's used to manufacture a device
 that might include many unit processes?
 - A. I've never heard that term.
 - Q. Okay.

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- A. We'd be making it up.
- Q. Well, I mean, I think it was used previously before, but is there a term then that I can use to refer to the overall process that includes many unit processes?
 - A. I don't know what the term would be.

 I'm trying to think what would be convenient for that. I mean, from a manufacturing standpoint, it's kind of factory flow. You go from this unit process, to that unit process, to that unit process and so on. But I'm not -- usually when you think about factory -- factory flow, you're thinking about the logistics of how you optimize getting stuff through the FAB and particularly associated with cost.
 - O. How about integrated process?



1	A. This is troubling also because I've
2	published that term too many times at the level of a
3	short sequence of processes carried out in
4	essentially cluster tool-type environments.
5	Q. Okay. So an integrated process may
6	include multiple unit processes, but is not the full
7	process?
8	MR. MUKERJI: Objection to form.
9	THE WITNESS: That's a really hard
10	one because if you ask the director of IBM at
11	Fishkill or Applied Materials Santa Clara, or
12	something like that, what they call it, they
13	probably use a similar kind of term. So everybody
14	is trying to use the same term, but it's not the
15	same thing.
16	BY MR. CHEN:
17	Q. Okay. Well, we just need to find terms
18	so that when I'm asking you questions today in the
19	deposition, you understand what I'm asking about and
20	I understand what you're talking about.
21	So why don't we take a break, maybe you
22	can give it some thought and then when we come



- back, we'll try to find the right term, terminology
 to use.
- A. All right. Let me just ask a question, though.
- 5 0. Sure.

7

8

9

10

12

14

15

16

17

18

19

20

21

- A. In the patents at issue, these are different kinds of process steps in a certain sequence of a certain life to do something, and I don't -- some -- some go pretty far across the spectrum of steps that are in the whole factory.
- 11 Q. Sure.
 - A. Some are much shorter.
- 13 | 0. Sure.
 - A. Does it really matter? Because we're going to be talking about patents, specific patents.
 - Q. I think it matters because at least in terms of some of the questions I've been asking, I think there was some lack of clarity with respect to what I was asking and what you were providing us answer. So I'd like to get to some sort of definition.
 - A. Okay. We can try.



1 MR. MUKERJI: Let's take a break. 2 Thanks. MR. CHEN: 3 (Recess - 10:09 a.m. - 10:22 a.m.) 4 MR. CHEN: Back on. 5 BY MR. CHEN: 6 All right. Dr. Rubloff, let me see if Ο. 7 I can get some clarity on the terms that we've been 8 using. 9 When I say "unit process," what does 10 that mean to you? 11 I think of a unit process as a single 12 -- a single modification of a sample, a wafer, a 13 device, caused by a physical or a chemical -- let's 14 That's not broad enough, actually, because I 15 don't know what to do with metrology. You know, you 16 have to do measurements in between etch, deposition, 17 and so on. 18 But, generally speaking, unit process to me connotes an etch, a single etch step, a single 19 2.0 deposition step, carried out in a tool. 21 Now, when I use the word "step," I realize there's some ambiguity with that because on 22



- most, if not all, tools -- let's take an etch step. 1 2 What will happen is, you have to etch at some power. You have to get some gas flow and so on. 3 you look at the -- it would be the computer screen 4 5 these days, but really the recipe for that step, that process, that unit process, you will see 6 7 sometimes 20 different substeps. You have to turn it on. You have to 8 9 turn on the heating power if you're going to have a 10 heated substrate. You have to wait a certain amount 11 of time, some seconds, until it reaches temperature. Then some valve will open and some power, RF power 12 13 will turn on, something like that. 14 So I keep getting into this dilemma of 15 steps, but to me a unit process is probably one tool 16 that may do some substeps to accomplish something. 17
 - Q. So unit process -- so if I use "unit process" to refer to an etching step, including all the substeps, or a deposition step, including all the substeps, you would understand what I mean?

MR. MUKERJI: Objection to form.

THE WITNESS: Well, if we decide



18

19

2.0

21

1 to agree upon that terminology. But in asking questions about the issues at hand, I reserve the 2 3 right to --BY MR. CHEN: 4 5 Ο. If you have any --Sure. -- to make it --6 Α. 7 Yeah. O. -- more specific because there are 8 9 subtleties in these substeps. And another place where it gets more complicated is, what do you call 10 11 a cluster tool? If you have a cluster tool, is that 12 a unit process or not? 13 Ο. Sure. 14 Α. So I'll have to maintain some 15 flexibility. 16 MR. MUKERJI: I just want to 17 remind you guys not to talk over each for the court 18 reporter's benefit. 19 MR. CHEN: That was my fault. 2.0 interrupted you. 21 BY MR. CHEN: 22 Ο. But a unit process would include, for



example, etching and deposition; correct?

A. It depends on the definition. So there are plenty of cases. If I look at how, let's say, a deposition is done today, it's in a cluster tool usually. And there will be a preheat cycle carried out in one chamber and there may be the deposition step in another chamber and then there may be another step where there's annealing or even an etchback step in another chamber.

So do I call the cluster tool a unit process? I don't know. It's ambiguous.

- Q. Do you -- do you use "unit process" to refer to all those different -- different processes within the cluster tool?
 - A. You mean to each of the processes?
 - Q. No, to all of them combined.
- A. I don't really have a rule for that.

 I'm not sure. I don't think -- I don't know of a convention that's broadly accepted for this.

I could -- I could understand the argument that if we -- if we go through a cluster tool and it's going to do several steps, there's a



- chamber here, a chamber here, a chamber here, it
 goes through these three in sequence, you might say
 this is a cluster tool that carries out three unit
 processes. Each of which may have substeps.
 - Q. Okay. But then you refer to them as three separate unit processes?
 - A. We could refer to them.
- 8 O. You --

6

7

9

18

19

2.0

- A. I mean, the best --
- Q. You said this cluster tool carries out three unit processes.
- 12 A. It could. I said it could be viewed 13 that way.
- 14 Q. Okay.
- 15 A. And as long as we describe what's

 16 happening, then -- then I think it's -- it's not

 17 difficult.
 - Q. Okay. So for today when we say "unit process" and we use it to refer to etching or deposition or lithography, that's a fair way to use the term; correct?
- MR. MUKERJI: Objection to form.



1 THE WITNESS: It may be a 2 convenient one, but you will hear me giving the 3 details. BY MR. CHEN: 4 5 Ο. Sure. Not -- not just using a convenient word 6 7 -- term like that. Because I want to know what's happening to the sample. 8 9 Okay. Previously you had given an 0. 10 example, maybe a more practical example, of when you 11 your students, for example, graduate and they get 12 their first job. 13 And so your students, I think, are 14 Ph.D. students; right? 15 Not exclusively but --Α. 16 Ο. Okay. 17 -- most of them are. Α. 18 0. All right. 19 I have -- I have sometimes master's and Α. 20 undergraduate. 21 So let's just take, for example, your 0. 22 Ph.D. student who graduates and then he gets his



1 first job, and you said typically they enter in as a 2 process engineer represent -- responsible for a unit 3 process. 4 Α. Okay. 5 What is that process engineer who just Ο. graduated responsible for? 6 MR. MUKERJI: Objection to form. 7 BY MR. CHEN: 8 9 What are their job responsibilities? Ο. 10 Α. I'm sorry. The siren is distracting 11 me. 12 The new graduate student with Ο. Okay. 13 his Ph.D., he gets his first job as a process 14 engineer. 15 What is -- what are his initial job 16 responsibilities? 17 MR. MUKERJI: Same objection. 18 THE WITNESS: Well, it certainly 19 depends on his employer and the job to which he's 2.0 hired, but it could involve doing -- tracking what 21 the performance of a tool is or that process is in 22 terms of yield of that process, if there's a way



1 that's measuring that right after. It could involve planning a design of experiments to optimize that 2 3 process. At the Ph.D. level, it may involve a little more insight into the process chemistry and 4 5 some of the subtleties of the way the process works. It would likely involve 6 7 interaction with the characterization lab where they look at depth profiling through the thin film to see 8 if it's uniform and the right composition and things 9 10 like that. But it's hard to be specific because every job is going to be a little different. 11 12 BY MR. CHEN: 13 And their initial work is going to be Ο. 14 on a specific unit process? 15 MR. MUKERJI: Objection to form. 16 THE WITNESS: Not necessarily. 17 mean, it could be in characterization and whether we 18 call that a unit process, I don't know. 19 BY MR. CHEN: 20 Let me -- let me explain a little bit Ο. 21 of what I'm trying to understand and then maybe that 22 will help you.



1	I want to understand for two different
2	types of processes, like, for example, a deposition
3	step and then an etching step. All right. I want
4	to know how to distinguish between these two
5	different types of processes so when I use the term
6	"process," you know, we know whether we're talking
7	about just a deposition or just an etching and not
8	the two combined.
9	Is there a way to use the word
10	"process" to distinguish between these two different
11	things?
12	A. You could say etch process, deposition
13	process.
14	Q. Okay. And the etch process, is that a
15	unit process?
16	MR. MUKERJI: Objection to form.
17	THE WITNESS: It can be considered
18	a unit process, but that's just making another term
19	for something that's less precise than to say "an
20	etch process."
21	BY MR. CHEN:
22	Q. All right.



- A. So, for example, I have a former student who went to Applied Materials and -- I'm sorry -- to Novellus, now Lam, and he's responsible for a PECVD process. They have a PECVD tool. He's responsible for refining, improving that tool and its performance in carrying out PECVD on something. I don't know what material.
 - Q. What was that example of?
- A. Oh.

- Q. I don't understand why you gave that example. What were you trying to demonstrate?
- A. I was just trying to clarify that it's easier to say that he's working on an etch -- a PECVD process than to say he's working on a unit process.
 - O. Is the PECVD --
- A. I don't think he ever would tell me, oh, I'm working on a unit process. That's kind of a weird term. It's okay, but it's not very specific, and I can much more easily say it's a PECVD process.
- Q. But is there a term that you can use to refer generally to all these different types of



processes like, for example, a PECVD process or a 1 2 reactive-ion etching process or a lithography 3 process --4 I think unit process --5 -- at that level? 0. I think unit process is about as good a 6 7 term as I can -- as I know, and it's used traditionally by the chemical engineers. 8 9 So we'll use unit process, and if you 0. 10 think in a specific situation where we need 11 clarification or you need to --12 Uh-huh. Α. 13 -- add some detail, we'll clarify in Ο. 14 detail. Fair? 15 Thank you. Α. 16 Okay. Now, who is responsible for Ο. 17 integrating multiple unit processes together? 18 Objection to form. MR. MUKERJI: 19 THE WITNESS: I don't know how to 2.0 predict the answer to that. I mean, it depends on 21 the situation and what does it mean to have responsibility. 22



These days -- I think it's a 1 2 little bit off topic, but these days people tend to 3 train to work in teams and they actually work in And so it's not as if -- it's not as if 4 5 there's one person that you always know is responsible for that, that I can look at the org 6 7 chart of Intel and I can say, ah, that person is responsible for developing the thin factory time. 8 9 Maybe -- maybe it happens that 10 I don't know, but I don't -- I don't really know how -- I quess I should just say, I don't know 11 12 the answer to that. 13 BY MR. CHEN: 14 Ο. Okay. How many years of experience 15 working in the industry would you need before you're 16 capable of understanding how different unit 17 processes interact with each other? 18 I think you have to be in the industry Α. 19 for a couple of years or something like that. 20 That's why I defined it that way. 21 And the basis for that is my experience 22 with my students who have gone off to Intel, Applied



3

5

6

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- Materials, IBM, and so on, and when I see them a 1 year afterwards at a conference or something like that, they have learned so much because they're in an environment which sees every day the process 4 integration consequences, not the whole factory flow, but process integration consequences of what 7 they're doing on a unit process.
 - Previously you had mentioned the fourth Ο. level manager.
 - Α. Okay.
 - Yeah. Ο.
 - I don't remember it. Α.
 - When you were describing the hierarchy Ο. before you mentioned your students who entered in who worked as a unit process -- on the unit process initially. Then you mentioned the next level up the ladder, which is integrating the unit processes, and then you mentioned top level, you mentioned a fourth level manager. I don't know if you remember that.
 - It was a figure of speech. Α.
 - Q. Okay.
 - Saying somewhere in this there must Α.



- be -- I don't know -- fourth level, third level,
 fifth level. I don't know.
- Q. Okay. I was just wondering what you meant by that fourth level manager.
 - A. Well, fourth doesn't mean anything, but if -- if a company is trying to develop a next generation technology, then there has to be a concerted program. So somewhere in that organization, they find a way to do that, and there are many ways in an organization to move strategically.

So in the old-fashioned days, you know, you think, well, that person I'm giving -- I'm the CEO. I give that person the assignment to make this happen. These days it's more complicated than that because you have integrated interdisciplinary teams that come together, and sometimes those teams are led by people at lower levels who have a special capability for doing that and sometimes there's some at a bunch of higher levels.

Q. But is that management level person who's responsible for the general goals of



1 semiconductor processing that we talked about 2 before? 3 Well, somebody is responsible, but I think it's kind of above my pay grade to -- to 4 5 answer that question. So somebody very senior then? 6 0. 7 MR. MUKERJI: Objection to form. 8 THE WITNESS: Not necessarily. 9 Some of the key efforts that I was exposed to in 10 IBM -- well, there was one -- there was one case 11 where I was put on a team because there was a vield 12 failure in IBM manufacturing and so I represented --13 I was the liaison from the research division. 14 And that -- what do we call it? --15 task force was led by a second level manager in 16 Fishkill, not a fourth level manager, and there were 17 different kind of skills brought together. 18 sometimes it's somebody young and -- and bold. 19 BY MR. CHEN: 20 I was -- the only reason I Ο. Okav. 21 thought it was somebody senior was because you said 22 it was above your pay grade, and I assumed that



- 1 you're fairly senior. So above your pay grade would 2 be very senior.
 - A. No, no. I said that because I think we're getting into the business school management discussion, and I don't kind of know -- know how to deal with that.
 - Q. Okay. Before when you were talking about, you know, your experience with your graduate students and after they graduated and had gone into industry and they come back and you're impressed with how much they've learned, which time frame are we talking about?
 - A. Well, that's happened since I've been in academia. So that's 1993. I had students while I was at NC State who went to -- well, they all went to work for Intel or Novellus at the time, or nearly all. So certainly then.

And then also when I was at IBM, I had people who reported to me. So these weren't all Ph.D.s who took jobs in Fishkill or Burlington, and I think they reported a very similar kind of thing. You know, you get into a new environment where



- there's this -- there's a larger goal of the factory
 and the technology, and they start sampling how
 things are related.
- Q. When did your first graduate student graduate?
 - A. I don't know the answer to that. I had

 -- when I was at IBM, Iqbal Sharif worked in my

 group and he was --
 - Q. Ah --

7

8

9

13

14

15

16

17

18

19

20

- 10 A. I'm sorry.
- 11 Q. I'm sorry to interrupt you. You can 12 finish your answer.
 - A. Oh, and so I guess he was kind of my first graduate student. But I don't remember if I was the formal co-advisor. He had a formal advisor and an RPI, but he worked for me at IBM full time, and so it may be that I was a co-advisor. I just don't remember. Other than that, it would have been 1994 or so.
 - Q. After you had entered academics?
- 21 A. Right. Right.
 - Q. Are you familiar with the term "process



1	flow" as it's used in semiconductor manufacturing?
2	A. Yes.
3	Q. What is your understanding of the term
4	"process flow"?
5	A. So if I know that there are a set of
6	unit processes that need to be carried out to make a
7	certain device, a three-dimensional transistor or an
8	interconnect or a contact or something, it may be a
9	short process flow, it may be many steps.
10	Process flow means I do this first,
11	then I do this, then I do this.
12	Q. So a process flow is a sequence of unit
13	processes with a specific order; is that a fair
14	characterization?
15	MR. MUKERJI: Objection to form.
16	THE WITNESS: It's something like
17	that. Sometimes you can have variants of the
18	process flow that get a similar result or even the
19	same result. So the order may change, but more
20	often than not, you know, we've been doing this.
21	We've been making this in the FAB for the last two
22	years and here's what the process flow is. And it's



1 written down in this SOPs, standard operating 2 procedures, or more likely it's implemented in some 3 major computer system what's really in the factory. BY MR. CHEN: 4 5 If you have one process flow and then Ο. you change the order of the various unit processes 6 7 within that flow, haven't you then created a new 8 process flow? 9 MR. MUKERJI: Objection to form. 10 THE WITNESS: Strictly speaking, I 11 suppose it would be fair to say that, or you've 12 revised the flow process, or you've chosen 13 alternative process flow. But one way or another, 14 if you write down the steps and here's the A process 15 flow and here's the changed version of it, something 16 will be different in the two columns. 17 Mr. Chen, I've got MR. MUKERJI: 18 to ask. Are we now going to move into the specific 19 declarations or are you characterizing this as 20 background? 21 This is going to be MR. CHEN: 22 still background asking about, yeah, general



1 background information about some of the processes. 2 You're asking MR. MUKERJI: No. 3 about a patent. 4 Actually, I'm not. MR. CHEN: 5 asking about general semiconductor processes. I didn't bring up the issue of the order. It was in 6 his question -- answer. 7 8 MR. MUKERJI: Your question was, 9 if you have one process flow and then you change the 10 order of the various unit processes within that 11 flow, so I think you are bringing up the notion of 12 order. 13 The reason was because MR. CHEN: 14 in his previous answer to what -- with respect to 15 what a process flow is, he brought up order. 16 just trying to clarify his answer. 17 MR. MUKERJI: I understand and, 18 look, I'm not trying to -- you can ask him whatever 19 questions you want. 20 MR. CHEN: Sure. 21 MR. MUKERJI: What I want is a clear record as to which declaration you're going to 22



1 use this cross-examination testimony for. 2 So going through his background, 3 his experience, that's fine, but it seems to me that 4 you're moving now to more substantive areas. 5 ask that you tie it to a declaration. MR. CHEN: This is all just 6 7 background knowledge about semiconductor manufacturing in general. 8 9 MR. MUKERJI: Well, then, can I 10 get your representation this is not going to be used 11 to cross-examine with regard to a specific 12 declaration? It can't -- it's got to be one way or 13 the other; right? 14 MR. CHEN: No. All the background 15 general stuff can be used for any of these 16 declarations, and then when I introduce his 17 declaration in the specific patents, then I will limit that to the specific IPR. 18 19 MR. MUKERJI: So you're not asking 20 about --21 Should we go off the MR. CHEN: 22 record for a second?



1	MR. MUKERJI: Sure. We can go
2	off.
3	(10:49 a.m.)
4	(Off the stenographic record)
5	(Witness stepped out).
6	(Witness returned).
7	(11:05 a.m.)
8	MR. MUKERJI: We can go back on
9	the record, I think.
10	MR. CHEN: So
11	MR. MUKERJI: You want to make a
12	statement or shall I?
13	MR. CHEN: Yeah, I mean.
14	MR. MUKERJI: So we took a break.
15	THE WITNESS: Instruction for me
16	or what?
17	MR. MUKERJI: Well, I don't know
18	if it's an instruction for you, but we took a break
19	and counsel for respondent or HSC's counsel and I
20	had a discussion about how to conduct this
21	deposition, this cross-examination.
22	There are four declarations at



issue the witness has provided. Counsel previously agreed for efficiency's sake that we would cover all four declarations during the cross-examination over the span of two days. That leads to a bit of a procedural quandary as to when a question is within or outside the scope of a particular declaration.

After conferring with counsel at the break, we think we have an agreement in place, and we're going to give it a try. And that is that counsel will ask background questions as he's been doing throughout the morning and the witness will respond. If the question is meant to be tied to a specific patent, counsel will make that clear.

to use the background material for cross-examination on any particular declaration. We reserve our right to object to such use, as we believe such use may be outside the scope of direct. So would be improper cross-examination unless the witness is aware that he's testifying about his declaration.

But, again, we are feeling our way through -- through the issue. So with that



understanding in place, we can continue the 1 2 deposition. 3 I don't know if that helps. 4 THE WITNESS: It doesn't help me a 5 lot. 6 MR. MUKERJI: For you it's easy. 7 Just tell the truth. 8 THE WITNESS: Right. 9 BY MR. CHEN: 10 Ο. So, Dr. Rubloff, right now I'm asking 11 you general information about the field of 12 semiconductor manufacturing. I just want to get 13 your understanding of some of the different 14 processes or terms that are used in that field. 15 Previously before we took a break, we 16 were talking about semiconductor process flow. 17 How is the semiconductor process flow 18 used in semiconductor manufacturing? 19 Well, the process flow is a description 20 of what -- what unit process do you do or what -- or 21 what batch or whatever process you do and what process you do next. Then if you're going to do 22

1 lithography, what batch you're going to use. 2 you're going to insert a characterization step to 3 qualify, if you think that means you screwed up, 4 you're going to do that and so on. So you basically 5 need a recipe for manufacturing. Is each unit process within the process 6 7 flow important? Objection to form. 8 MR. MUKERJI: 9 I don't have an THE WITNESS: 10 answer for that. Because there are many steps there 11 and some of them may be more important than others, 12 more critical. And if you ask -- if you use a term 13 like "important," then I want to know, well, what's 14 the metric by which you measure importance? 15 BY MR. CHEN: 16 Are any of the steps extraneous? Ο. 17 MR. MUKERJI: Objection to form. 18 THE WITNESS: I guess the right 19 way to look at that is that if people had a 2.0 consensus they were extraneous, they wouldn't be 21 doing them. So at the time it's happening, it 22 doesn't appear to be extraneous, but it may be



1 someone will come up with a better idea and improve the process flow and take out some steps or replace 2 3 them with other steps. But nobody would leave something in, unless -- if they knew it was 4 5 extraneous, unless -- well, let me qualify that. I could imagine -- this is very 6 7 hypothetical. I could imagine a condition where you have steps 1, 2, 3 and you don't -- you realize you 8 don't really need step 2, but it does something 9 10 unintended and when you take it out, everything 11 falls apart. So 1, 2, 3 doesn't work. 12 So, for example, if there was a 13 delay in the wafer sitting out in the clean room too 14 long because you're doing a characterization step, 15 and somehow sitting out in the clean room caused it 16 to be oxidized further and you didn't know it, but 17 that was important. So if you were doing something 18 with that seemingly unneeded step that you didn't 19 know about, then that would be a deviation. 20 I mean, normally you say, if I 21 don't think I need it for anything, I'll just take 22 it out, but there are unintended consequences



sometimes. So that would be the occasional 1 2 exception, I quess. 3 I find the question is difficult 4 to deal with without specifics. 5 BY MR. CHEN: In the hypothetical that you just gave, 6 Ο. was that a real-world example that you encountered? 7 I have no idea. It was hypothetical. 8 Α. 9 So somebody running a process flow, Ο. 10 would that person ever just take out a step and not 11 run it or add in a new step? 12 MR. MUKERJI: Objection to form. 13 THE WITNESS: They would not do 14 that in a manufacturing line, but they may be 15 experimenting with the process integration issues of 16 the sequence of a subsequence of steps and want to 17 do some experiments to see if they could get rid of 18 this one or replace it or something, something like 19 that. But that would be kind of an off-line 20 experiment. 21 It can be carried out certainly in development environments, sometimes in manufacturing 22



1 even, but they know they're doing it and it doesn't 2 go to the same place where the product records go 3 typically. BY MR. CHEN: 4 5 0. So maybe as part of the development process to try to improve or modify the process 6 7 flow? 8 Yes, but --Α. 9 MR. MUKERJI: Objection to form. 10 THE WITNESS: -- you have to be 11 careful not to compartmentalize development versus 12 manufacturing. It's not a solid wall between them. 13 One of the surprises you learn in 14 manufacturing is that people are retuning unit 15 processes, sequences of processes, to try to get the 16 yield up or some other benefit from that. So they 17 may do experiments with dummy wafers or with -- with 18 some kinds of test wafers or sometimes even product 19 wafers to see if they can get the yield up. 20 BY MR. CHEN: 21 How are steps differentiated from each 0. 22 other within a process flow?

1	A. I don't know what differentiated. I
2	mean, you could name them. You could number them.
3	You could write a SOP, a standard operating
4	procedure. You could write a tool recipe.
5	I think we're kind of in a discussion
6	here which faces the obstacle that by trying to be
7	general about this, we miss what's really happening.
8	People want to be precise and say, we do this and we
9	do this and here's how we do that and then we do

- Q. Just so I understand, when you said that people want to be precise and say, we do this and we do this and here's how we do that and then we do this, what are you referring to?
- A. I was referring to the disadvantage of trying to put kind of global terms on this.
 - O. Okay.

11

12

13

14

15

16

17

18

19

20

21

22

this.

- A. You asked me -- in reference to your previous question.
- Q. I thought maybe you were referring to what a process flow was, which is, you know, do this and then you do that.



That's not what you were referring to? 1 2 I've lost the argument. Α. 3 Ο. Okay. 4 I don't know where we were. Α. 5 All right. 0. 6 I've lost the thread of the Α. Sorry. 7 discussion already because it's a little bit vague. 8 No problem. 0. 9 That's what I meant by "lost the Α. 10 argument." 11 Are you familiar with the term Ο. 12 "chemical vapor deposition"? 13 Α. Yes. 14 O. And can we refer to it as CVD? 15 Α. Yes. 16 And you've had experience with CVD in Ο. 17 your prior work? 18 Α. Yes. 19 What is CVD? Ο. 20 CVD is a materials modification process Α. 21 which uses chemically reactive gases to form new 22 kinds of materials that are reaction products of



- those reactive gases on a surface, resulting in a
 thin film of material being deposited.
 - O. It is -- is it a deposition technique?
- 4 A. Yes.

7

8

11

12

13

14

15

16

17

18

19

2.0

21

- Q. Are you familiar with the term by physical vapor deposition"?
 - A. Yes.
 - O. Can we refer to it as PVD?
- 9 A. Yes.
- 10 Q. And what is PVD?
 - A. PVD is a different type of deposition technique which does not involve chemical reactions to an appreciable extent in contrast to CVD. So examples would be evaporation and sputtering in particular, and the P stands for physical as opposed to chemical.
 - Q. In PVD, do you have a target that then you bombard with some ions and that causes material to fall down onto where you want to make your deposition? I'm trying to understand the PVD process.
 - A. You said in PVD?



1	Q. Yeah.
2	A. There is there are several different
3	styles of PVD. One of them is called sputtering,
4	and I think that's what your referring to and that
5	does use ions to unmark the target.
6	Q. So sputtering is a specific form of
7	PVD?
8	A. Yes. Evaporation would be another one.
9	Q. How does the evaporation work?
LO	A. In evaporation, you heat a target
L1	material there are different ways to do that
L2	to a temperature such that the atoms of that
L3	material jump off the surface. They evaporate.
L4	Some of them have enough thermal energy that they
L5	can leap the surface. And when they do that, they
L6	have some velocity going someplace and so they end
L7	up on some other surface. One example being that we
L8	care about is your wafer.
L9	Q. Thank you.
20	Are you familiar with the term "rate of



Α.

Yes.

deposition"?

21

0.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

- A. Well, typically we think of rate of deposition in units of nanometers per second, or angstroms per minute, or a certain amount of the deposited material coming onto the surface per unit time.
 - Q. So for a certain time period, the rate of deposition will determine how much material is deposited?
 - A. You mean a constant rate of deposition?

What does rate of deposition mean?

- O. Yes.
- A. So if you have a constant deposition rate, then that -- and do you know how long you're doing that, that tells you how much you have left deposited at the end when you stop.
- Q. When you're depositing material by CVD process, is there a difference between the rate of deposition on horizontal surfaces and vertical surfaces?
- A. Yes and no. Mostly no because chemical vapor deposition can -- and is chosen for this -- can achieve essentially the same deposition rate on



horizontal and vertical surfaces. We call that
phenomenon conformality, high conformality, or group
step coverage and so on.

On the other hand, it's not perfect and

it can depend on at least two fundamental factors.

One of them is the process chemistry you use.

Because there are regimes of process chemistry that are rate limited by kinetics and that's where you can get good conformality, and there are other regimes that are rate limited by transport.

And in that case, it depends on the geometry and specifics of gas flow distributions and three dimensions in your reactor as those gases are approaching your wafer.

So the second thing besides the individual process chemistry that's important is, you have to know something about -- well, as part of that, you have to know something about what regime you're in, kinetic or transport-limited, and what details are there.

But the other thing is the equipment design. Because as you enter a regime, which is



2.0

- affected at all by transport, then the gas flows of bringing these reactive species to the surface are

 -- can be quite complicated and that has led to the challenge of designing good CVD reactors that can deposit uniformly over large wafers and into complicated three-dimensional micro- or nano-geometries which are the patterns you're trying to make.
 - Q. When you said "step coverage," what does step coverage mean?
 - A. Well, step coverage is a kind of legacy term from an earlier era when people would evaporate or sputter over structures where you might have a raised region compared to a lower region, like a plateau, and you'd want to have the sidewall covered with, if you can, the same thickness as you have on the top and on the lower plat -- lower level.

And so that's called step coverage.

And so you asked, okay, if it's -- if it's a

thousand angstroms on the top and away from the

step, what is it on the side of the step?

Q. So good conformality and good step



1 | coverage mean the same thing?

A. It means similar things. In my view, we now have the requirement in a DRAM capacitor or a stack capacitor or shallow trench isolation, whatever it is, we have very high-aspect-ratio structures in the devices we're making.

That means we have narrow trenches, for example, that are very deep and so in those cases, you really wouldn't talk about that as step coverage so much as you would conformality. I think that the term "step coverage" is not as -- not as current but legitimate.

- Q. So if I were to say something had 50% step coverage, for example, that would mean that the thickness of the deposition on the horizontal surface is -- sorry -- I mean on the --
 - A. On the vertical surface.
 - Q. Right.

If I were to say that something had 50% step coverage, that means the thickness of the deposition on the vertical surface is half as much as the thickness of a deposition on the horizontal



1 | surface; is that correct?

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

- A. Partly, although there are different ways you can define it. Because typically when you have the vertical surface being covered, it won't be uniform coverage from the top to the bottom. So you may get thicker deposition near the top of the vertical step, the side of the step, than at the bottom. So you really should prescribe how you're measuring step coverage.
- Q. Okay. How is step coverage typically measured?
- A. I think people use what they -- what they are comfortable with for communicating results to their collaborators, colleagues, and so on.
 - Q. Okay.
- A. I mean, you know, you could pick a simple measure like, what's the average over the vertical surface?
 - 0. Okay.
 - A. Something like that.
- Q. Is the thickness at the top of the step always thicker than the bottom of the step?



7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

1	A. Usually, but I wouldn't say always
2	because I haven't conjured up reactor designs and
3	gas flow consequences, particularly in a
4	transport-limited CVD regime. So there might be
5	exceptions.

- Q. But in your experience, you haven't seen any?
 - A. Not typically, no.
- Q. And so if somebody told you this process has 50% step coverage, what would that mean to you?
- A. I think the only thing I could conclude from that, because they didn't tell me how they measured step coverage, is that you can't count on the layer being deposited on the vertical or side surface looking just like the layer on the top.
 - O. It would be thinner; right?
 - A. Probably thinner.

The only exception I can think of right now is, suppose it's really rough. Sometimes you deposited material and it's a thin film material which has a grain structure or it's



- nucleation-controlled, like I told the story earlier
 about finding a way to make rough silicon surfaces,
 and so there are exceptions that can happen. Then I
 would know. That would be a difference.
 - Q. Are you familiar with the term "anisotropic etching"?
 - A. Yes.

6

7

8

9

10

11

12

13

14

15

16

17

18

- Q. What is anisotropic etching?
- A. Anisotropic etching refers to etch rates such that the etch rate on a horizontal surface is different from that on a vertical surface. It's kind of the dry etching analogy to the CVD conformality question.
- Q. How is -- how is the etch rate on the horizontal surface different than the etch rate on the vertical surface in anisotropic etching?
- A. I'm sorry. I don't know what you're looking for here when you say "how is it." You mean why does it happen?
- Q. What is the difference?

 You said that anisotropic etching

 refers to etch rates such that the etch rate on the



- horizontal surface is different than that on the 1 2 vertical surface. 3 What do you mean how -- that the etch rates are different? 4 5 They're different numbers. If one is Α. etching at a rate of 50 and the other is at 12, 6 7 they're different. Is the etch rate of the horizontal 8 9 surface higher than the etch rate of the vertical 10 surface? 11 If it's anisotropic etching, yes. 12 Is anisotropic etching the same thing Ο. 13 as dry etching? 14 Α. Not necessarily. 15 So dry etching -- sorry. Let me ask 0.
- What is isotropic etching?
 - A. Isotropic etching is a condition in which the rate at which a surface is removed is the same on all surfaces. So horizontal or vertical, substantially the same.
 - Q. So dry etching can be either



18

19

2.0

21

22

you this.

1 anisotropic or isotropic? 2 Α. Yes. 3 How about wet etching? Ο. 4 What about it? Α. 5 I'm sorry. Q. Can wet etching -- well, let me just 6 7 start over. What is wet etching? 8 9 Wet etching is the use of liquid 10 chemicals, such as acids, for example, to remove 11 material from a surface. 12 And is wet etching anisotropic or Ο. 13 isotropic? 14 Α. It can be either. 15 Okay. And I don't remember if I asked 0. 16 you before. 17 What is dry etching? 18 Dry etching is removal of material Α. 19 using a vapor environment. So there's no liquid 2.0 Typically a plasma is involved so that involved. 21 you have plasma species available to do the etching. 22 Are you familiar with lithography 0.



1 techniques? 2 Α. Yes. 3 Ο. What is lithography? 4 The word "lithography" can be used in Α. 5 at least two different contexts. One is the exposure of patterns, the transfer of -- the 6 7 exposure of patterns of light typically, but could be electron or ion beams, into material so as to 8 9 modify that material, typically a mask, and then to 10 use that mask for other things. 11 So that use of the term "lithography" 12 and they -- the two meanings kind of merge together. 13 Sorry, but that's how I see it. 14 So one way to talk about lithography is 15 the exposure of a patterned beam using a mask or 16 direct light of a particle to form patterns in a --17 in a material, and so it has to do with optics or 18 electrons or photons in patterns.

The broader meaning is doing lithography to be able to typically remove material in some regions and not in others. So that combines typically something like the exposure part -- that's



19

20

21

- the first version of the word that I used -- with 1 2 etching of some kind so that that pattern that was 3 made is transferred into the thin film material. And I think those -- those two somewhat 4 5 different versions are really used interchangeably. So let me see if I understand what 6 Ο. 7 you're saying. There are two definitions of 8 9 lithography which have kind of maybe bled into each 10 other a little bit. 11 One is using lithography to strictly 12 refer to the formation of the patterned mask; 13 whereas, the other term refers to both the formation 14 of the patterned mask as well as the etching process 15 that is used to transfer that pattern onto the material below? 16 17
 - A. Yeah, and the reason I make the distinction is -- I mean, I teach this stuff; right? I've got slides on this. Is that if you're talking about how you make patterns by using masks and magnifying, demagnifying, and so on, you're really talking about optics or electron -- photon optics or



19

20

21

9

10

11

12

13

14

15

16

17

18

19

20

21

- electron optics, ion beam optics, and so you're talking about a tool.
- And there's a whole world of capital
 equipment vendors that make that their specialty.

 They don't necessarily do the etching and they don't
 necessarily develop the photoresistor or the resist
 that's sensitive to that pattern.
 - Most generally if I say typical lithographic process, I will mean I had something on the surface, I took a mask, I transferred the light from that mask into a photoresist layer that I put down and treated appropriately and developed so it had openings and closed parts, and then I used that to -- as a mask for etching.
 - So in that sense, lith -- the exposure, the lighting, and the etching are all part of the word lithography.
 - Q. All right.
 - A. I'm sorry, but I don't know how not to be a little bit vague on it. And it's not vague, but I need to explain that people use the term in different ways.



Okay. And how is the photoresist used 1 Ο. 2 in lithography? 3 In optical lithography? 4 Let's use the lithography to refer to Ο. 5 both the optical aspect as well as the subsequent etching in photoresist. 6 7 No, that's not what I was Α. distinguishing. 8 9 So if I want to make a pattern, I can 10 do it by shining light or not shining light --11 Oh. Ο. 12 -- at these locations. Α. 13 As opposed to ions? Q. 14 Α. As opposed to ions and electrons. 15 Ο. Sorry. All right. 16 And the photoresist is used with the 17 light? 18 Right. But even in electron or ion Α. 19 beam lithography, particularly electron beam, some 2.0 people would just say "photoresist" because they're 21 so used to it, but it's an electron beam resist. 22 Ο. Okay.



Or, for that matter, X-ray resist. 1 2 In semiconductor manufacturing, do they 0. 3 typically use light or the ion beam? 4 Α. Rarely ion beam because it doesn't have 5 a high throughput. Usually light and these days it's ultraviolet light. But there are important 6 7 uses for electron beam lithography as well in manufacturing and that's particularly to make the 8 9 mask for optical lithography. For now let's talk about light. 10 Ο. Okay. 11 Α. Okay. 12 Okay. Because that's the more Ο. 13 common --14 Α. Yeah. 15 -- form. Ο. 16 How is the photoresist used in 17 lithography using light? 18 Α. Yeah. You can say pattern --19 Ο. Okay. 20 -- so it's simple. Α. 21 If I have a layer of material and I 22 want to remove it from one region and leave it in



another, I put on a layer of photoresist, which is typically a polymer that is sensitive to light. So I make this -- this cover. I then take a mask, an optical mask, shine light through it, and image it one way or another on the photoresist. So the light hits this part of the photoresist, let's say the A part of the photoresist, but doesn't hit the B part of the photoresist.

The light causes photochemical changes in the resist and can transform that resist from being soluble to insoluble in the right chemical or insoluble to soluble. So it modifies the photoresist. That's why we call it photoresist.

And then you can remove one part or the other in a process that's called develop, where you basically dissolve one piece or the other. I'll hesitate to go into positive and negative photoresist and so on.

So that means that you now have the photoresist in one -- in one place A but not in B, and so if I have the photoresist on A on my material and I put it in an etching solution or a dry etching



- 1 | environment, the mask is protecting the A region.
- 2 | So it won't -- the material under it won't be
- 3 removed, but where the mask isn't present, the
- 4 | material will be removed.
- 5 Q. So the remaining portion of the
- 6 | photoresist acts as a mask?
- 7 A. Yes, and then, of course, you remove it
- 8 at the end.
- 9 Q. When you say "remove it at the end,"
- 10 | you mean remove it at the completion of the etching
- 11 | process?
- 12 A. Typically that's when you'd remove it,
- 13 but not necessarily then. It depends what your next
- 14 | step is.
- Q. Why do you -- how do you remove a
- 16 | photoresist?
- 17 A. Typically you dissolve it in liquid
- 18 | chemicals, but you could move it by dry processes as
- 19 | well. For example, by ashing.
- Q. Why is it necessary to remove the
- 21 | photoresist?

A. The photoresist is just there to help



5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

you do the patterning or to do lithography at that point. Now, I should be careful because there are exceptions.

So there are devices that use a photoresist called SU8, which can actually be used to make devices for microfluidics, for example. So sometimes you're going to continue to use it even as the device is completely finished, but in semiconductors typically you will remove it either after you've done one etching step with the mask, the photoresist mask in place or at some later time.

- Q. When you are depositing the photoresist, does the surface that you're depositing it on have to be flat?
- A. When you're depositing the photoresist?

 No, it does not have to be flat. I don't know how flat you mean, but if it had to be really flat, you wouldn't have a very good strategy for using lithography as a patterning technique to make three-dimensional devices.
 - Q. Okay.
 - A. But there is some tolerance too. There



- are -- there are situations where you would have trouble making the profile of photoresist thickness versus position over underlying topography that's too demanding.
 - Q. You said if it had to be really flat, you wouldn't have a good strategy for using lithography as a patterning technique.

I'm sorry. I don't really understand.

- A. So when we make devices, they're three-dimensional.
 - Q. Right.
- A. They're also usually not very interesting usually; right? So if you make -- suppose you make a gate electrode.
 - Q. Right.
 - A. You know what a gate electrode is?
- 17 O. Yeah.

5

6

7

8

9

10

11

12

13

14

15

16

18

19

20

21

22

A. And after that, you're going to have to make some other structures; right? Because a gate electrode in isolation doesn't do anything. You have to make contacts, the source/drain, and stuff. Those are going to be somewhere by lithography as a



pattern strategy, exposure and etch. 1 2 So if you couldn't put down a 3 photoresist layer and use optical lithography, how would you make the rest of the device? 4 5 So lithography and photoresist have to be reasonably compatible with having a 6 7 three-dimensional topography at some level underneath. 8 9 Ο. So you can deposit a photoresist on a 10 three-dimensional surface with topography? 11 Yeah, within limits. Α. Okay. Are you familiar with chemical 12 0. 13 mechanical polishing? 14 Α. Yes. 15 And we can refer to chemical mechanical Ο. 16 polishing as CMP; right? 17 Α. Yes. 18 Okay. And what is CMP? Ο. 19 CMP is a planarization technique. Α. So 20 as you make these layers --21 Right. 0. 22 -- in three dimensions, the tendency is Α.



for the topography of the surface to get more and more structure, higher aspect ratios and the like, and so sometimes you will want to planarize that surface. CMP was developed to deal with this problem in the interconnect domain.

It was actually done at IBM while I was there, and we weren't allowed to talk about it. But that was when people were trying to figure out, as you make a wire here, then a wire above it, then a wire above it, pretty soon you have a very rough surface. And so how are you going to do lithography on that? How are you going to make anything on that? It's too difficult.

So people developed strategies for planarization, and CMP was pivotal with that. It's one of the techniques, but it's probably the most advanced technique for doing a good job of planarization.

- Q. You said you have a very rough surface, and how are you going to do lithography on that?
 - A. For example.
 - Q. Right. So CMP is used to planarize a



- 1 | surface so that you can do lithography?
- 2 A. And -- and you can make reliable
- 3 | structures. So these days there are -- I don't
- 4 | know -- eight levels of interconnection wiring on a
- 5 | chip. And what's done now in the -- in the current
- 6 | generation of technology -- and CMP was part of
- 7 developing that capability -- is at each level,
- 8 | you'll planarize the surface and then build another
- 9 | layer of wires that come up through an insulator and
- 10 | then do something in a horizontal direction, but
- 11 it's planar.
- 12 Q. And are you using the CMP to planarize
- 13 | the -- the photoresist?
- 14 A. No. No. To planarize the materials
- 15 | that have been deposited.
- 16 O. Okay. So you're using it to planarize
- 17 | the material upon which you would deposit the
- 18 | photoresist?
- 19 A. Or upon which you will deposit some
- 20 other material.
- 21 Q. Okay. Would you ever use CMP to
- 22 planarize the material that had a photoresist on top



1 of it? 2 MR. MUKERJI: Objection to form. 3 THE WITNESS: I don't understand 4 the question. You don't -- I don't know of anyone 5 and any attempts to use CMP on photoresist. BY MR. CHEN: 6 7 Ο. What are some other planarization 8 techniques? 9 Well, another one is called etchback, 10 which is a kind of ion beam plasma, and that was the 11 standard before CMP was developed. 12 Oh, okay. How does etchback work? 0. 13 Etchback uses typically ions like you Α. 14 would use in sputtering to move material as 15 uniformly as possible and be -- what it basically 16 does, it homogenizes the surface. So if you've got 17 a big bump someplace here, that will etch faster, be 18 removed faster. So it does some planarization. 19 Do you use a mask with etchback Ο. 2.0 technique? 21 Well, people use masks for things like Α. 22 collimated sputtering, but I don't know of any



examples with etchback. That doesn't mean there 1 2 aren't any. I just haven't seen it. 3 I just have a few more of these 4 background type of questions, probably take another 5 15 to 20 minutes, but I don't know how hungry you guys are, whether you want to stop. 6 7 MR. MUKERJI: Would you like to? I'm all right. 8 THE WITNESS: 9 MR. MUKERJI: Are you okay? 10 THE WITNESS: Yes. 11 MR. MUKERJI: So what I'd suggest is, why don't we do the 15 to 20 minutes questions 12 13 and then take our lunch break. 14 MR. CHEN: Sure. That sounds 15 good. 16 BY MR. CHEN: 17 Are you familiar with the term Ο. 18 "dielectric layer"? 19 Α. Yes. Is it the same as an insulation layer? 20 Ο. 21 Α. The two terms are used pretty much 22 interchangeably, but I'm not sure that that's a



- universal valid way of looking -- to look at it. 1 2 I'd have to think about whether there's some 3 exceptions. 4 What are some common materials used to Ο. 5 form a dielectric layer or insulation layer? 6 In the sense? Α. MR. MUKERJI: Objection. 7 BY MR. CHEN: 8 9 Actually, let me go back. 0. 10 So for you, dielectric layer and 11 insulation layer can be used interchangeably, but 12 you're not sure whether that is universal? 13 Well, okay. So dielectrics should have Α. 14 a bandgap and be insulating, but they aren't always. 15 Ο. Okay. 16 So with aluminum oxide I can tell you, 17 it is metallic. So there are exceptions to this, 18 but in the field of semiconductor electronics where 19 the number of materials that are insulators or 20 dielectrics, generally speaking, people casually use
 - Q. Okay. Dielectric is more of a

them, the terms interchangeably.



21

- characteristic of a material, whereas, insulation -insulating might be more of a functional term; is
 that fair?
 - A. I haven't thought about this distinction.
 - Q. Okay. What is insulation layer?
 - A. Insulation layer to me means that if you have a voltage across that material, there can be a current passing through it. However, it's more complicated than that because most materials have leakage currents or means by which there can be a tiny current, and so we talk about what's the leakage current in this material under certain voltage conditions. Also, what's the breakdown field?

Because if you press high enough of voltage over a thin enough material, you can change the material, actually, and make it into a kind of conductor.

Q. Let's say I had a layer that was made of silicon oxide. Would that be an insulation layer?



- A. Typically it should be, if the quality of the material is good and you're not stretching it to very high electric field strengths and if it's not too leaky.
- For example, people used to do what's called sputtered quartz, which is you take a target for sputtering that's made of silicon dioxide and you sputter it onto your -- your wafer, and it makes rather inferior material compared to other -- other ways. So.
- Q. What if I had a layer of silicon nitride? Would that be -- also be an insulation layer?
 - A. Yes, if it's decent quality material. Silicon oxide, silicon dioxide, silicon nitride are typically regarded as insulators, and people usually use them as insulators. I guess the caveat that you hear me making is, you can take a good material and mess it up.
 - Q. Okay. Are silicon nitride and silicon oxide largely interchangeable?
 - MR. MUKERJI: Objection to form.



1	THE WITNESS: For what metric do
2	you have in mind?
3	BY MR. CHEN:
4	Q. In terms of their use as an insulating
5	material.
6	A. Well, it depends it still depends on
7	what you mean. If you want them to to just be
8	insulators, well, they'll have different properties
9	as insulators, different breakdown fields, different
10	leakage currents. Even even silicon dioxide made
11	by different techniques will have different
12	properties. So you can't say they're really
13	interchangeable from an electrical point of view.
14	And then when you recognize that you're
15	going to have to do some kind of thin film
16	deposition, all these things we do in semiconductor
17	manufacturing, the properties of those materials can
18	be very different in those processes.
19	Q. Okay. Are they formed differently?
20	A. Yes, typically. I mean, they have
21	different atoms, so they certainly have to be made



differently.

- I meant like, are different 1 All right. Ο. 2 deposition techniques used to deposit silicon 3 nitride as opposed to silicon oxide? 4 Well, for both of them, there are a 5 range of ways to do them. CVD processes, different precursors or reactants present in the CVD process. 6 7 Growth of silicon dioxide from oxygen or water or 8 N2O, nitrous oxide. There are many ways to make 9 these, and the properties depend on how they're 10 made.
- Q. Are you familiar with the term
 12 "spacer"?
- 13 A. Yes.

16

17

18

19

20

21

- Q. Okay. What is a spacer?
 - A. I think this gets into the domain of -of how is it construed, and I think that could be
 different depending on the application you're
 talking about, and I think it also has to do with
 which patent we're talking about.
 - I don't think it's very helpful if I make up some kind of answer to that that's so generic that we don't know what it means.



1	Q. Is there a generally understood
2	definition of spacer in the field of semiconductor
3	manufacturing?
4	A. Generally understood? I'm not sure how
5	specific it would be, and I certainly understand
6	that there are different properties that one might
7	want from a spacer. For example, I don't want
8	alkali ions to be able to get through it or I don't
9	want electrons to get through it.
10	A spacer is, you know, the common
11	meaning the common thought one has from the word
12	is something is kept a distance from something else.
13	I can't be more specific than that. We really have
14	to talk about an application.
15	Q. What are some of the functions of a
16	spacer?
17	MR. MUKERJI: Objection to form.
18	THE WITNESS: I can't answer that
19	without being specific about device structure,
20	application or patent. That's far too general.
21	BY MR. CHEN:
22	Q. To you spacer doesn't have so, for



example, in the field of semiconductor 1 2 manufacturing, if somebody used the term "spacer," 3 you wouldn't know what they meant unless they 4 referred to a specific patent? 5 Objection to form. MR. MUKERJI: THE WITNESS: Of course I'd know 6 7 what they meant if they asked the question in the context of a device structure or a patent or a 8 9 process flow and device integration. 10 BY MR. CHEN: 11 Ο. Okay. How about a spacer formed on the 12 sidewall of a gate electrode? 13 MR. MUKERJI: Objection to form. 14 BY MR. CHEN: 15 What are the functions of a spacer Ο. 16 formed on the sidewall of a gate electrode? 17 I think that's too general a question. Α. 18 For example, it doesn't occur in main line silicon technology, but there's something called an ISFET, 19 20 an ion-selective field-effect transistor, and the 21 function of that, of anything that you might

consider a spacer there might be very different from



1 that in a CMOS device.

2

3

4

9

10

11

12

13

14

15

16

17

18

19

20

You're asking a question which isn't specific enough for me to answer.

- O. So --
- A. I'll be able to answer it when we get to the patents.
- Q. Sure. I just want to understand what the roadblock is here.

You're saying a spacer has different definitions depending on context; is that what you're saying?

- A. No. I'm saying that -- I'm saying that unless I understand an environment where the question is being asked, I don't know how to think about what properties it should have, which is, I think, the question you asked initially.
- Q. Well, I'm asking generally what a spacer -- the definition of a spacer is in the field of semiconductor manufacturing and what type of functions a spacer might have.

You said that you needed specific, you know, application or a specific patent to be able to



1 answer that question. 2 I just want to understand whether 3 you're saying that the reason you can't answer my 4 question is because spacers have different 5 definitions depending on the context. 6 MR. MUKERJI: Objection to form. 7 THE WITNESS: I don't think I can be helpful with this question. It's -- it's still 8 9 too vaque for me. 10 BY MR. CHEN: 11 0. Okay. 12 Now, I already said that it could be Α. 13 something with regard to ion transport. It could be 14 something with regard to electrical leakage current. 15 It could be something to make sure that the field 16 isn't too high. I don't know. I haven't thought 17 hard about all the dimensions, but there are a lot. 18 But I certainly know what a spacer is 19 in the context of a specific device application. 20 So there's no one definition of spacer Ο. 21 that can apply to multiple device applications; is



that correct?

1 Α. I don't know. 2 MR. MUKERJI: Objection to form. 3 THE WITNESS: I don't know. 4 haven't thought about it that way. That's too 5 general. I was asked to address specific 6 patents and to -- and to make comparisons between 7 prior art and patents at issue here, and that 8 9 doesn't include my kind of dreaming up a 10 generalization that should be applicable across a 11 field as broad as semiconductor devices. 12 BY MR. CHEN: 13 Yeah. Nobody is asking you to dream up Ο. 14 a definition. 15 I'm just asking whether you're familiar 16 with a definition of spacer as it's generally used 17 in the field of semiconductor manufacturing. 18 Α. Yes. 19 And what is that definition? Ο. 20 It's a -- if there's a general way to Α. 21 do that, I'm trying to represent something general 22 here, it has some function in ensuring that there's



- a spatial separation between something and something
 else for properties which at this -- at this point
 in the discussion we're not specifying.
 - Q. Are you familiar with the term "isolation region"?
- 6 A. Yes.

5

7

8

9

10

11

12

13

14

15

16

17

18

19

- Q. What is an isolation region?
- A. Typically that term refers to the fact that if I want an active device, like a transistor, to operate correctly and I have more than one such on the surface, I don't want them connected to each other because then I can't wire circuits to use those various transistors. So I need some electrical isolation between them.
 - Q. Is STI a form of isolation region?
 - A. What do you mean by "STI"?
 - Q. Shallow trench isolation.
 - A. Yes, it is.
- Q. Is field oxide a form of isolation region?
- 21 A. Yes.
- Q. Are you familiar with the term "barrier



1	layer"?
2	A. Barrier layer?
3	Q. Uh-huh.
4	A. Yes.
5	Q. What is a barrier layer?
6	A. A barrier layer is a barrier to
7	something moving, but I have to know the application
8	to be able to say what that is.
9	Q. Okay.
10	A. It could be a barrier to transport a
11	species. It could be a barrier to chemical
12	reactivity. It's a lot.
13	Q. So the definition of barrier layer that
14	you gave as a barrier to something moving, that's a
15	more general high level definition; correct?
16	A. Compared to what?
17	Q. Compared to a definition that you might
18	give which is more specific within a particular
19	context.
20	MR. MUKERJI: Objection to form.
21	BY MR. CHEN:
22	Q. I just want to understand your answer



4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

22

and kind of the difficulty in giving a more specific definition.

You said that:

A barrier layer is a barrier to something moving, but I have to know the application to be able to say what that is.

- A. Well, let me give you an example. If I have a metal and then a layer of high quality insulator and then some other metal, and these two aren't shorted together and they don't leak very much, I could call that layer an insulating barrier for electron transport.
 - Q. Right.
- A. Right? If I have dopants in silicon and I don't want them to leave the silicon, I could put a nitride layer or something there and then I have oxide or something above that, and that might serve -- I'm not sure, I haven't thought through that example -- that might serve to prevent diffusion of atoms or ions to it.

So that's a diffusion barrier and both are well known, but they're completely different.



1	Q. Right. Okay. So generally a barrier
2	layer is a barrier to something moving, but
3	depending on the application, there may be a more
4	specific definition for barrier layer depending on
5	its purpose such as a diffusion barrier?
6	A. Well, I think the way you've phrased it
7	is too specific.
8	Q. Okay.
9	A. Because it doesn't include a chemical
10	reaction barrier.
11	So if I have metal transition metal
12	connected to silicon, it may it is likely to
13	react at the interface and form a new material, a
14	silicide. So if I don't want that to happen, then I
15	need some kind of barrier layer to prevent it.
16	But I don't think characterizing that
17	as a reaction what should I call it? chemical
18	reaction barrier is encompassed in what you said
19	about something moving.

- Q. Okay.
- A. Because nothing is moving from one side to the other if there's a chemical reaction.



21

1 Okay. I was just using the definition Ο. 2 that you gave. 3 I understand that. Α. 4 So is it fair to say that barrier layer Ο. 5 is a term that, depending on its application or context, could have different meanings? 6 7 MR. MUKERJI: Objection to form. THE WITNESS: Can have different 8 9 functions. 10 BY MR. CHEN: 11 Dr. Rubloff --0. 12 MR. MUKERJI: Mr. Chen, we're --13 I'm sorry. We're past the 20-minute. 14 MR. CHEN: Sure. Just one more. 15 MR. MUKERJI: Do you have much 16 more? 17 MR. CHEN: No, I have just a few 18 more. 19 BY MR. CHEN: 20 Is it also fair to say then that Ο. 21 "spacer" is a term that, depending on its application or context, could have different 22



1	meanings?
2	MR. MUKERJI: Objection to form.
3	THE WITNESS: Could have different
4	functions.
5	BY MR. CHEN:
6	Q. What is the distinction you're drawing
7	between function and meaning?
8	A. I don't know what "meaning" means.
9	MR. CHEN: Okay. Why don't we
10	break for lunch.
11	(Whereupon, at 12:15 p.m., a
12	luncheon recess was taken.)
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	



AFTERNOON SESSION
(1:09 p.m.)
GARY W. RUBLOFF, PHD
called for continued examination and, having been
previously duly sworn, was examined and testified
further as follows:
EXAMINATION (CONTINUED)
BY MR. CHEN:
Q. Welcome back, Dr. Rubloff.
THE REPORTER: Exhibit 2.
(Document marked, for
identification purposes, as Rubloff Exhibit No. 2.)
MR. CHEN: We can mark his errata
as Exhibit 3.
(Document marked, for
identification purposes, as Rubloff Exhibit No. 3.)
MR. MUKERJI: This is 2?
MR. CHEN: Yeah.
MR. MUKERJI: And the errata is 3?
MR. CHEN: Right.
BY MR. CHEN:
Q. Dr. Rubloff, I've asked the court



reporter to mark as Exhibit No. 2 your declaration 1 2 submitted in connection with Samsung's IPR of the 3 '997 patent. I've also asked the court reporter to 4 5 mark as Exhibit No. 3 the errata to this declaration that you provided earlier this morning. 6 7 Just take a few quick moments to look over these documents. 8 9 (Reviewing document). Α. 10 Ο. Okay. Dr. Rubloff, is Exhibit No. 2 11 your declaration submitted in connection with the 12 IPR of the '997 patent? 13 Α. Yes. 14 O. And Exhibit 3 is your errata to that declaration; correct? 15 16 Yeah. Α. 17 Does this declaration and the errata Ο. 18 contain any and all relevant opinions you have 19 regarding issues related to Samsung's petition for 20 review of the '997 patent? 21 MR. MUKERJI: Objection to form.



22

THE WITNESS: Well, this looks

like my complete declaration, but I haven't read the 1 2 petition that they made. 3 That's a different document; 4 right? 5 I've looked -- I've looked at it, but I haven't studied. 6 7 BY MR. CHEN: You understand that you submitted your 8 Ο. 9 declaration to support Samsung's petition? 10 Α. Yes, I understand that. 11 All right. Do you have any opinions Ο. 12 regarding issues relevant to Samsung's petition for 13 review of the '997 patent that were not included in 14 your declaration or your errata? 15 Objection to form. MR. MUKERJI: 16 THE WITNESS: The first part of 17 that was? I'm sorry. 18 BY MR. CHEN: 19 Do you have any opinions regarding Ο. 2.0 issues relevant to Samsung's IPR of the '997 patent 21 that were not included in your declaration or the 22 errata?



1 MR. MUKERJI: Same objection. 2 THE WITNESS: Well, since I 3 haven't paid attention to the petition that they submitted to the IPR board, I don't really know the 4 5 answer to that. 6 But my -- my review is here in my 7 declaration, and it covers all the conclusions that I drew. 8 9 BY MR. CHEN: 10 Ο. Okay. So you don't have any other opinions related to the validity of the '997 patent 11 12 that were not included in your declaration; correct? 13 I think I've got most of them right Α. but, you know, that I've included everything that I 14 15 intended to include. It may be there's something 16 that will come up in discussion. I don't know. 17 Sitting here today, you're not aware of 0. any other opinions related to --18 19 Α. Oh. 20 Ο. -- the '997 patent --21 Α. No. 22 -- that you failed to include in your Ο.



1 errata --2 No. No, I don't know of any I failed Α. 3 to include. 4 -- or your declaration? Ο. 5 Okay. Other than the issues discussed in your errata, are you aware of any other errors or 6 7 omissions in your declaration? I don't think so. 8 Α. 9 So your declaration and your errata 0. 10 contain a complete recitation of all the opinions 11 that you have regarding the validity of the '997 12 patent; correct? 13 MR. MUKERJI: Objection to form. 14 THE WITNESS: Well, with the 15 proviso that this is a summary of those. 16 certainly are more elucidation of detail to come 17 from, but this is a good summary that I'm 18 comfortable with of my opinions about the '997 19 validity. 20 BY MR. CHEN: 21 Why didn't you include the additional 0.

detail when you were preparing your original



1	declaration?
2	A. It's not that I didn't include the
3	additional. There's no substantial detail that I
4	feel is necessary here to address the questions I
5	was asked to look at, which is compare certain prior
6	art references to the claims of the '997 and see if
7	that prior art matches onto the claims of the '997.
8	So I think I've done an adequate job of
9	that, but there's always more elucidation that could
10	could be brought in, and I could make it 250
11	pages long. I don't think it's very useful.
12	Q. So you included all the relevant
13	details; correct?
14	A. Well, depends what "relevant" means.
15	The essential details maybe.
16	Q. Okay. You included all the essential
17	details?
18	A. That's probably a fair statement.
19	MR. CHEN: Exhibit 4.
20	(Document marked, for
21	identification purposes, as Rubloff Exhibit No. 4.)
22	BY MR. CHEN:



1	Q. So, Dr. Rubloff, I asked the court
2	reporter to mark as Exhibit No. 4 a patent titled
3	"Method For Forming Self-Aligned Contact Hole,"
4	which is the '997 patent.
5	If you can just take a quick moment to
6	look over the document.
7	A. (Reviewing document).
8	Q. So as I ask you questions about your
9	declaration, if you need to refer to the patent, you
10	have it. If you need other documents, let me know,
11	and we'll introduce them into the record so you can
12	reference them.
13	Did you read the '997 patent?
14	A. Yes.
15	Q. When did you first read the '997
16	patent?
17	A. I guess it was at least six months ago.
18	Q. Is that when you were first engaged to
19	work on the IPR directed at the '997 patent?
20	A. Yes.
21	Q. And you understand the contents of the
22	'997 patent; correct?



1 A. Yes.

- Q. Looking at Exhibit 2, which is your declaration, if you could go to paragraph 11, which is on page 8 of Exhibit 2.
 - A. Uh-huh.
- Q. How did you arrive at your definition of a person of ordinary skill in the art?
- A. Well, I think I said something about that earlier.

When I look at this patent, it involves process integration understanding, and I believe that a master's level training in the disciplines that I list here is pretty typical for people who work in this industry and would give them some idea about unit processes and maybe the relationship between them, but typically not so much insight into process integration.

So I included the two to three years of experience as what I see students developing in their first job in this industry that would be necessary to -- to really have the skill to deal with the process integration questions that are in



- the '997 because the '997 deals with the sequence of steps and the structural consequences of that.

 O. Does the sequence of steps affect the
 - Q. Does the sequence of steps affect the structure that would form through the manufacturing process?
 - A. Do you mean the order in which one does it, or what the composition of the sequence is? What processes are in? What processes are out?
 - Q. Let's start with the order. Does the order of steps affect the structure that you are forming with the process?
- 12 A. It can.

5

6

7

8

9

10

11

13

17

18

19

20

21

- Q. But not always?
- A. Usually it would, but I don't like saying "always" unless I've thought really quite hard about the exceptions.
 - Q. I see. But in your experience, it usually does?
 - A. Yeah.
 - Q. And then the composition of the sequence will also affect the structure that is formed by the process as well; correct?



5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- A. Yes. The elements that are -- if you
 mean composition, the elements that are in it, yes.
 And -- and the mask designs. Very important.
 - Q. Is there a difference between somebody with a master's degree in the relevant field and two to three years of experience in semiconductor processing with somebody who has a Ph.D. but no experience in industry?
 - A. Yes, I think so.
 - Q. The person with a Ph.D. and no experience would not be considered a person of ordinary skill in the art for the purposes of the '997 patent; correct?
 - A. No, I don't think they would be.
 - Q. Because they don't have the relevant industry experience to understand the integration aspects; is that --
 - A. I think primarily that, yes.
 - Q. So is it fair to say that it doesn't really matter what level of degree the person of ordinary skill in the art obtains, the important aspect is the two to three years of industry



1 experience? 2 MR. MUKERJI: Objection to form. 3 THE WITNESS: I think that's an 4 It's important to get a view of overstatement. 5 process integration somewhere. I'd like to think that my own students get it from me, but that's kind 6 of a small sampling. 7 The -- I lost my train of thought. 8 9 I'm sorry. 10 Oh. Your question was, is the 11 industry experience what's really important here? 12 I would be reluctant to say that 13 something less than a master's degree, a bachelor's 14 degree, would be satisfactory because I teach 15 undergraduates --16 BY MR. CHEN: 17 Ο. Sure. 18 -- junior level and some senior level. Α. 19 And I think the depth of their understanding of the 2.0 process equipment and chemistry and vacuum 21 technology and all that is rather shy, even if 22 they've been in the semiconductor processing



industry for a couple of years.

By the same token, the Ph.D. will probably have that in good order and -- but I wouldn't say that a Ph.D. is required for this. So I think master's is the right, let me say, average educational level.

- Q. Is a person who has a master's degree and two to three years of experience in semiconductor processing have the capability of modifying the process to add new or different steps?
- A. Yes, usually. These people would be charged with doing design of experiments to optimize the performance of a particular process, to compare that to related processes and the process sequence, and start to actually work on understanding how those things fit together. So they're on their way to becoming process integration engineers.
- Q. What do you mean "they're on their way to becoming process integration engineers"?
- A. From most universities, if you get a master's degree, something will be missing.
- Typically it's process integration perspective. On



- the other hand, for somebody in electrical
 engineering, it may not be that so much, but then
 the familiarity with equipment and materials and the
 way the process chemistry works is usually a little
 shortchanged. At least that's my -- that's my
 observation with all the students. I have -- I'm
 exposed to students in all of these disciplines.
 - Q. When you said two to three years of experience in the semiconductor processing industry, is there a specific part of semiconductor processing that they need to have experience in?
 - A. Something involving multiple steps to make a device. That's where the process integration expertise is developed.
 - If they were doing, let's say -- I don't know -- a single layer optical coating with a CVD tool --
 - Q. Right.

9

10

11

12

13

14

15

16

17

18

19

- A. -- to put on car windows, that wouldn't teach process integration.
- Q. So beginning at paragraph 15, you provide a brief overview of the '997 patent?



1	A. Uh-huh.
2	Q. On paragraph 19, you talk about the
3	benefits of forming a thermal oxide layer after the
4	formulation of a gate electrode.
5	You say that one of the benefits is to
6	reduce the defect density?
7	A. Paragraph 19 on page 12 you mean?
8	Q. Yes. It begins on page 11 and
9	continues onto page 12.
LO	A. Uh-huh.
L1	Q. How does thermal how does forming a
L2	thermal oxide reduce the defect density?
L3	A. Well, as I said noted here, there
L4	are a number of reasons.
L5	So, for example, you've made a layer
L6	structure, used lithography, and anisotropic etching
L7	to define the gate electrode. Okay. So when that
L8	happens, there are residues of the of the
L9	anisotropic plasma etching process that are left on
20	the surface typically.
21	Thermal oxidation is one way to clean

that up because things like carbon will be



5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

- volatilized and leave the surface because you make
 CO2 and maybe CO, things like that. So chemically
 it's an effective way to do that.
 - It may also yield any internal -- I'm not sure about this, but could conceivably influence the grain structure where the damage of vector ion etching had been at the surface by oxidizing just a little bit into the polysilicon. I'm not sure if that -- if that really happens, but there are a number of things that you might anticipate.
 - Q. Okay. So the primary effect of the thermal oxidation is a cleaning effect?
 - A. Well, it's certainly one of them, yes.
 - Q. Is there any benefit to the actual oxide layer that gets formed?
 - A. Benefit of the oxide layer or to the oxide layer?
 - Q. Of the -- well, when you perform thermal oxidation, don't you form an oxide layer?
 - A. Yes.
- Q. Is there any specific benefit of the actual oxide layer that is formed?



- You mean in the quality of the oxide 1 layer? Or do you mean in having an oxide layer? 2 3 In having the oxide layer. Ο. 4 Yes, there can be. It can serve as a 5 protection layer because it's mask -- essentially masking the sidewall for chemical reaction, 6 7 electrical transport, various things. But that benefit is not related to the 8 Ο. 9 reducing defect density? 10 Α. Yes, they all could affect defect 11 density. 12 Okay. How does having the oxide layer Ο. 13 reduce defect density? 14 Α. Well, I think there are a number of 15 ways that could happen. There's references to 16 literature which shows that. 17 One way, for example, is it might 18 affect the stress distribution at the corner of the 19 gate electrode and the rapid thermal oxidation 20 sidewall. I think that's the one I would -- I would
 - Q. When you say "defect density," what



highlight as an example.

21

does that mean?

2.0

A. Well, okay. So let me -- let me add to that that at that corner -- so -- so the heart of these devices is the gate oxide, and the gate oxide was grown on a very smooth silicon surface, and then a polysilicon layer was applied by CVD on top of it.

So the gate oxide, which is the highest quality insulator we know, is fine at that point, until we make the gate electrode. The etching of the gate electrode is likely to damage the gate oxide right at the edge.

If one does this sidewall oxidation, one of the benefits could be -- I think is, but I haven't looked at this literature closely -- to heal some of the damage in the gate oxide at the periphery.

When you look at defects in these structures, one of the central features is to know, is this something characteristic of right in the middle of the gate electrode in the gate oxide or just following the periphery? And you can discern the difference between those by changing



1 perimeter-to-area ratios. That's how it's 2 standardly done. 3 So I think that would be -- I think 4 that's probably the thing that was targeted in the 5 I think I included a reference here. reference. Oh, I don't understand EX1009 page 3. 6 7 I don't remember where that is. That's different. 8 Ο. 9 Α. That's one of the exhibits? 10 Ο. Yeah, that's one of the exhibits. 11 I don't have the exhibits here. Α. 12 Ο. Yeah. 13 MR. CHEN: Exhibit 5. 14 (Document marked, for 15 identification purposes, as Rubloff Exhibit No. 5.) 16 THE WITNESS: Thank you. 17 Oh, yeah. Right. 18 BY MR. CHEN: 19 So I've asked the court reporter to Ο. introduce as Exhibit 5 a document titled "Process 2.0 21 Induced Degradation of Thin Oxides." 22 You've referred to this as the Wong



1	reference in the IPR and your declaration?
2	A. Yeah. So this work, this is a
3	technology group that I know, and it says here in
4	the abstract:
5	"Polysilicon sidewall oxidation is also
6	necessary to protect the thin oxide from degradation
7	by source/drain ion implantation."
8	But before that it says:
9	"RIE to define polysilicon gate
10	structure degrades the quality of thin oxide;
11	nevertheless these defects can be substantially
12	reduced by subsequent sidewall oxidation of
13	polysilicon."
14	So the way they would measure defect
15	density, I believe, would be to make a bunch of
16	these devices and see what their performance
17	characteristic is and see what the outlier tail of
18	the distribution of performance looks like, and
19	that's the basis on which they make that kind of
20	statement.
21	Q. Does the defect do the defects occur
22	to the gate oxide when the gate oxide is etched?



1 Α. Yes. 2 All right. Ο. 3 When the gate? When the reactive-ion Α. etching to define the gate electrode reaches the 4 5 level of the gate oxide. So right at that periphery, something bad is going to happen. 6 Okay. But the gate oxide itself isn't 7 Ο. necessarily etched? 8 9 Α. No. Just the edge. No. 10 Oh, you mean do you etch all the way 11 through the gate? 12 Right. 0. 13 It's pretty hard to stop on the gate Α. 14 oxide. 15 Ο. Okay. 16 I mean, it's possible but, remember, 17 that's the thinnest layer in any of these. 18 And -- and you have to -- you have to 19 -- the etching has to reach the gate oxide. 20 Right. O. 21 Because otherwise you've got still a Α.

remaining layer of polysilicon from this device to



1	another one.
2	Q. Okay.
3	A. And they're shorted.
4	Q. Right. So the damage occurs to the
5	gate oxide as long as the etching reaches the gate
6	oxide; right?
7	A. Right, but it has to reach the gate
8	oxide.

- I'm moving to paragraph 27 and 28 of Ο. your declaration.
 - Uh-huh. Α.

9

10

11

12

13

14

15

16

17

18

19

2.0

21

22

So here you're talking about how the Ο. term "forming an oxide layer over the diffusion region" is construed in the context of the '997 patent.

I want to ask you: What is your understanding of the meaning of the word "over"?

- So in the context of the semiconductor Α. world that we're talking about, over usually means above but not necessarily in contact with.
 - Q. Okay.
 - Because if you think about nitride CVD Α.



1 that we're talking about as an etch top layer, it 2 has to go over topography. It would be very 3 inconvenient if our terminology required everything 4 to be in contact. 5 And then just the plain meaning of So the airplane is above the earth. 6 7 something like that. Does "over" include being in the same 8 9 or overlapping vertical space? Oh, you mean if I -- let me make sure I 10 Α. understand what the question is. 11 12 A piece here is over -- maybe you can 13 say it. 14 Ο. Sure. So --15 I think I know what you're getting at. Α. 16 Maybe it will be easier if we use Ο. 17 coordinates. 18 Α. Okay. 19 Like X coordinate being along --Ο. 20 Okay. Good. Α. 21 -- you know, be the typical X direction 0.

horizontal direction. A Y coordinate being a



1 vertical direction; right? 2 Does the term "over" mean that you're 3 higher in the Y direction as well as being overlapping to some extent in the X direction? 4 5 Α. Overlapping? I'm not sure if that's the right word. 6 Ο. If you have an object, right, and 7 you -- when I say "vertical space," I mean the area 8 9 above that object moving up at a 90-degree angle 10 from the edges of an object. 11 Α. Uh-huh. 12 If another object is not within that Ο. 13 vertical space, is that object still over the 14 previous object? 15 MR. MUKERJI: Objection to form. 16 THE WITNESS: I find it difficult 17 to answer that question without a kind of 18 application to look at. 19 BY MR. CHEN: 20 Ο. Okay. 21 Like if you want to -- would you mean Α. 22 some point of this part of the device structure, is



- 1 that over some point that's below it? 2 Why don't we look at Figure 2B, Ο. Sure. 3 which is --4 Α. Uh-huh. 5 -- in your declaration right above 0. 6 paragraph 27. You see that between the two gate 7 electrodes there's a space; right? 8 9 Α. Uh-huh. 10 Ο. Is that -- if I had something that was 11 within that space, would that be over the gate 12 electrode? 13 So something between the two gate Α. Oh. 14 electrodes, can that be over a gate electrode? that your question? 15 16 Yeah. Ο. 17 I wouldn't think so, except that the Α. 18 context of the description technically sometimes 19 changes what the meaning is. So it's a little hard 20 to make a blanket statement about that because often
 - So, for example, it may be that in



context defines that.

21

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

- context of a technical document tells you that the point you're asking about cannot be between the gate electrodes, and so if that makes no sense, then I can't say it's over.
 - Q. Okay. Just getting back to the general meanings of the word "over."

Is there a difference between the word -- the meaning of the word "over" and the meaning of the word "above" in the context of the '997 patent?

- A. Let's see. Can you tell me where in the '997 you have in mind? There may be several places, but it would be very helpful to see an example of that.
- Q. In looking at '997 patent, which is Exhibit 4, and we look at dependent claim 2, which is at column 4 line 5.
 - A. Yeah.
 - Q. And it says:

"The method as claimed in claim 1 further comprising a step of forming an oxide layer over the diffusion region and on the sidewalls of



- 1 the gate electrode by thermal oxidation prior to
 2 forming the barrier layer."
 3 A. (Reviewing document). Yes, I think -4 I think I address this. Let me see if I can find
- So that says "over" but you said
 "above."
- 8 Q. Right. I wanted to know --

(Reviewing document).

- 9 A. Where is "above"?
 - Q. Well, in paragraph 27 of your declaration, you say that you have considered whether a broadest reasonable interpretation of forming an oxide layer over the diffusion region would be broad enough to cover forming an oxide layer above the diffusion region, and then you say "I believe that it would."
 - A. Yes.

5

10

11

12

13

14

15

16

17

it.

- 18 Q. All right.
- A. Oh, I'm sorry. I thought I was asking
 whether -- I thought you had asked whether these two
 are essentially equivalent in terms of both words
 being used in the patent. That's not what you



1	meant.
2	Q. No. I want to know
3	A. Okay.
4	Q what your understanding of the two
5	words are. Whether you think that the meaning of
6	the word "over" is the same as the meaning of the
7	word "above."
8	A. Yes. Yes.
9	Q. So, for example, if there is an object
10	that is so let's say I have object A and it is
11	higher in a higher plane than object B (indicating).
12	Object A is above object B; correct?
13	A. Okay.
14	Q. And if object A is in the same vertical
15	space as object B (indicating), object A is over
16	object B; correct?
17	A. Yes.
18	Q. But if object A is not in the same
19	vertical space as object B (indicating), is object A
20	still over object B?
21	A. Can you go through that one more time?
22	Q. Okay.



- 1 It is puzzling to follow. Α. 2 Well, let me ask you this. 0. 3 Do you think there's a difference --4 outside of the context of the '997 patent, do you 5 think there's a difference in the meaning between the word "over" and "above"? 6 7 Well, my understanding of the -- of the IPR process is that once you choose the most 8 reasonable broad interpretation of that. So I could 9 10 -- I interpret this to mean that when you say "over 11 the diffusion region," that could mean above, 12 whether or not they're vertically aligned. 13 So if I'm here and I ask about that 14 point (indicating), that's clearly over this, but 15 this is also over it. It's in a higher altitude 16 than this.
 - Q. Okay. So in your definition of "over" in the context of the '997 patent, they do -- the two objects do not have to be in the same vertical space?
 - A. Yes.

18

19

20

21

22

Q. So it's fair to say that in the context



5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

- of the '997 patent, you believe that the word "over" 1 2 and the word "above" have the same meaning; correct? 3 Α. (Pause). I think that's right.
 - Okay. Let's move on to paragraph 29. Ο. 29 through 31 I believe is where you're addressing the construction of the term "spacer" as it's used in the '997 patent. So I just want to make sure I'm clear.

Your construction of the term "spacer" as it's used in the '997 patent is "a structure that spaces between two conductive structures"; correct?

- Uh-huh. No, I'm sorry. Wait a minute. You said my construction of spacer is "a structure that spaces between two conductive structures"?
 - Ο. Yes.

Α.

- Well, what this says is it's broad Α. enough to cover that, but -- but there may be other definition of spacer.
- So spacer could be -- your construction Ο. of spacer is even broader than a structure that spaces between two --



1 Α. No. No. 2 Ο. No? 3 It's broad enough to cover that. Α. It could be broader. I don't know of 4 5 an example, though. 6 Do you have a specific construction of Ο. the term "spacer"? 7 8 Α. Yes. 9 And what is it? 0. 10 Α. Well, it's what's in 29 here. 11 What's the difference between your O. 12 construction being "a structure that spaces between 13 two conductive structures" and simply being broad 14 enough to cover "a structure that spaces between two 15 conductive structures"? 16 Yeah, I guess -- I guess there isn't. Α. 17 Okay. So your --Q. 18 Α. Yeah. Okay. So just for clarity purposes, so your 19 0. 20 construction of spacer is "a structure that spaces 21 between --

Α.

Yes.

-- two conductive structures"? 1 Ο. 2 Α. Yeah. 3 Okav. Does that construction cover the O. function of creating space during ion implantation? 4 5 Α. I don't -- I don't understand what the "spacer" word has to do with ion implantation. 6 7 In the context of, let's say you're Ο. implanting ions into the substrate area --8 9 Α. Uh-huh. 10 O. -- next to a gate electrode --11 Α. Uh-huh. 12 -- or close to a gate electrode. 0. 13 Is one of the functions of the spacer 14 to make sure there is space between the implanted 15 area and the gate electrode? 16 In the lateral direction. Α. 17 Q. Yes. 18 It can be, yes. Α. 19 And is that functionality included 0. 20 within your construction of spacer? 21 Well, the implanted region is Α. 22 marginally a conductive structure. So I'm not quite



2.0

- sure how to think about the fact that here the interpretation has to do with spacing between conductive structures. Implanted region will have a reasonable conductivity. So, yes, I think so.
- Q. What are some of the other functions of a spacer that are included within your construction?
- A. Well, we went through this before. The construction doesn't say anything about the application. So it is very general.

A spacer can be used to prevent chemical reaction, to prevent diffusion, to prevent transport of electron charge. It can be many things, and I don't think it has anything to do with this general interpretation definition of spacer.

Q. Just for clarity purposes, you just said that a spacer can be used to prevent chemical reaction, to prevent diffusion, and to prevent transport of electron charge.

And I just want to make sure that you're referring to the function of a spacer and not the function of a barrier layer.

A. Well, a spacer can be a barrier layer.



- 1 Okay. All right. Because they are 0. 2 very similar, and I wanted to make sure. 3 Α. They can be, yes. 4 Okay. Is your construction of spacer Ο. 5 broad enough to cover all of those different functions of a spacer that you just mentioned? 6 7 Α. Well, spacing between two conductive structures, which is what we're talking about here, 8 9 doesn't tell anything about what function we're 10 describing or measuring; right? So I don't think I 11 can answer that question. 12 Can you give me an example of a Ο. 13 function of a spacer that would be covered by your 14 construction of the term "spacer"? 15 Well, I think if a spacer spaces Α. 16 between two conductive structures, then if these 17
 - between two conductive structures, then if these conductive structures have in principle when intimately connected the ability to transport ions, to transport electrons, to undergo chemical reaction, then bringing them apart by putting something in between them may be able to suppress those phenomena, so serve those functions.

19

20

21

Q. Okay. Moving on to paragraph 32, in paragraph 32, you're giving your construction of the term or the phrase "etching an opening through the insulating layer self-aligned and borderless to the diffusion region."

What does the term "borderless" mean in the context of that phrase?

A. So borderless -- it would be interesting to know where the original term came from. But people speak of borderless context as situations where if I want to make contact to a diffusion region for -- as an example, I don't need to localize that hole within some larger structure that has a differential radius to make sure that I'm not shorting to something on the side.

So if I wanted to punch through a contact through an insulator and there's -- there's an electrode on one side or the other, I normally have to drill through but make sure that there's a border, a margin of error. So that when I put conducting material here, next to this is not touching.



1	So I think the term probably came from
2	somebody looking at lithography masks and saying,
3	well, we want to drill onto that contact. We've got
4	another wire or gate electrode here and so when we
5	define the mask for that hole, we have to leave a
6	border, at least on this side and maybe on other
7	sides.
8	So what these patents are talking about
9	is borderless situations where the formation of the
10	spacer during the etch protects against that
11	happening so you can have a much larger lithographic
12	hole to make that contact.
13	Q. All right. So the term is tied into
14	the meaning of self-aligned?
15	A. Well, it may be used someplace else,
16	but in the context of this patent and in the
17	situations that I've known, yes, it has everything
18	to do with self-aligned.
19	MR. CHEN: Exhibit 6.
20	(Document marked, for
21	identification purposes, as Rubloff Exhibit No. 6.)
22	BY MR. CHEN:



1 I've asked the court reporter to mark Ο. 2 as Exhibit No. 6 patent number 6,277,720, which were 3 referred to as the Doshi reference. And this is one of the references --4 5 Exhibit No. 6 is one of the references that was cited by Samsung in its IPR of the '997 patent; 6 7 correct? Uh-huh. 8 Α. 9 Okay. Did you select this reference Ο. for -- as prior art for the '997 patent? 10 11 It is prior art. Α. Okay. Did you find this reference? 12 Ο. 13 Did I find it initially? Α. No. 14 Ο. You were provided with the patent? 15 Yes. I was provided a whole bunch of Α. 16 references, and I found and knew of a number myself, 17 and so I looked at all of those and decided which 18 ones to actually use here. Okay. So you -- you decided which ones 19 Ο. 2.0 to actually use --21 Α. Yes.

-- in your declaration subsequently, I



0.

1 quess, in the IPR then? 2 Α. Yeah. 3 Are you familiar with the term "sidewall filaments" as it's used in the Doshi 4 5 reference? 6 Yes, I've read the Doshi. Α. 7 Okav. Are the sidewall filaments the O. 8 same thing as spacers? 9 Sidewall filaments in the Doshi Α. 10 reference --11 Right. O. 12 -- serve one and possibly two Α. One is the sidewall filament is made 13 functions. 14 partly by rapid thermal oxidation, which is similar 15 to what is in the '997; but, more importantly, it 16 has a component of conformal deposition anisotropic 17 etching to form another component of that sidewall 18 filament where the thickness of that determines a

So the way to think about that and the

source/drain. So that's an adjustable parameter.

spacing between the edge of the gate electrode and

where the ion implantation is done for the



19

2.0

21

way to say it, I think, is that it serves the 1 2 purposes of a doping spacer as well as potentially 3 an electrical spacer. 4 Okay. And is the function of a doping Ο. spacer a function that would be covered by your 5 construction of the term "spacer" in the context of 6 7 the '997 patent? Yes. 8 Α. 9 Ο. I want to take some time and walk 10 through the process --11 Α. Uh-huh. 12 Ο. -- that's described in the Doshi 13 reference. 14 Α. Okay. 15 The process, I believe, begins at Ο. 16 column 7 line 28. 17 Before we do that, we've been going for 18 about an hour. Do you guys want to take a break? 19 MR. MUKERJI: Let's take a short 2.0 break. 21 MR. CHEN: Yeah. 22 (Recess - 2:09 p.m. - 2:29 p.m.)



BY MR. CHEN:
Q. Okay. We were looking at the Doshi
reference before we broke, and we're starting at
Exhibit No. 6 column 7 line 28.
So the first step in the process
described here in Doshi for fabricating an
integrated circuit is to define the active regions
and the isolation regions; correct?
A. Okay.
Q. And the next step is to form the gate
electrode; correct?
A. Okay. That's going down to line 51 or
something like that? All in 3a; is that where
you're referring?
Q. Yeah. Yeah.
A. (Reviewing document). Okay.
Q. And then the next step it says:
"Following definition of gate
structures 10, light 'reach-through' implants are
performed in a self-aligned manner relative to gate
structures to define source/drain extensions."

Do you see that at line column 7 lines



1 52 to 55? 2 Yeah. Are we still on 3a? Α. 3 In terms of figure? O. 4 Α. Yeah. 5 I think that's right. I think there's Ο. a lot of -- a lot of steps that are subsumed within 6 7 3a, but I'm looking at the text. Then following -- well, first of all, 8 9 what are the light reach-through implants? 10 Α. Those are marked in 3a as 6' and 7'. 11 What is their function? O. 12 Their function is to change the dopant Α. 13 profile of the source/drain regions to improve 14 device performance. 15 Are they part of the source/drain 0. 16 region? 17 They're electrically connected Α. Yeah. 18 to the source/drain region, but the point there is 19 that people these days -- these days and in this 2.0 time frame as well do substantial modeling on the 21 performance of hard electrons and saturation

velocities and all of that. And the detailed



6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- three-dimensional distribution of dopant profiles, and not just profiles but concentrations, makes a substantial difference in the performance of the transistor devices.
 - So this is called source/drain engineering, trying to make it look a certain way.

 And I remember when I started, you know, in the '80s getting involved with some of the silicon technology people before I joined the department, there were people talking about source/drain extension and the source/drain connected to it and so on.
 - Q. So the source/drain extension is considered a part of the source/drain region; correct?
 - A. Yeah, it's part of the profile.
 - Q. Okay. And the dopant profile.

 Well, what is a dopant profile?
 - A. You mean how did I define that?
 - Q. Yeah. How did you just use the term "dopant profile"?
 - A. Well, if you look in Figure 3a at the P device on the left.



1 Q. Right.

A. You see a profile that says "p+" and it has this little extension under the gate. It could be called source/drain extension sometimes.

And so when I say "dopant profile,"
what I really mean is concentration of dopants as a
function of X, Y, and Z. Because I know it's drawn
as if it's all p+, but it's not and, in fact, it
can't be a boundary quite that sharp anyway.
There's always a spread in how the P concentration
goes down and the N concentration crosses over.

- Q. And you said that the dopant profile for a device makes a substantial difference in the performance of that transistor device?
 - A. Yeah, it can.
- Q. And what affects the dopant profile of the device?
- A. Number one, how you make it. In this case, two implantation steps. Number two, the heat treatment that it sees in subsequent steps. And number three, how much dose you put into those places that are unmasked during ion implant.



When you say "dose," you mean how much 1 0. 2 impurities are implanted --3 Α. Right. -- into the region? 4 Ο. 5 Α. Right. 6 So changing the dosage would affect the 0. 7 dopant profile of the device? If you turn down the ion flux by 8 Α. Yeah. 9 a factor of 2 will probably change the performance. 10 It may have the same shape. So that -- that C concentration of X, Y, Z --11 12 Ο. Right. 13 -- may become C over 2 but have the Α. 14 same shape. 15 Right. The shape could be the same, 0. 16 but the concentration of impurities in that region 17 would differ? 18 Α. Yeah. 19 Okay. And other things that could 0. 20 affect the dopant profile are, I think you said, the 21 heat treatment as well; right? 22 Α. Right.



1	Q. And the heat, how does the heat
2	treatment affect the dopant profile?
3	A. Dopants diffuse in silicon and so the
4	longer you heat the sample, the wafer, and the
5	higher the temperature, the more diffusion you get.
6	So what may have started out as a shallow doping
7	profile, if you wait long enough, that that
8	limited let me think of a fix for it will
9	diffuse into something much broader and lower in
10	concentration. Limited source diffusion.
11	Q. Okay. Does implantation energy also
12	affect the doping profile?
13	A. Yes.
14	Q. Because that implantation energy will
15	affect where the impurities are deposited in the
16	substrate; right?
17	A. Right. How deep they penetrate.
18	Q. Okay. Looking at column 7 line 57
19	we briefly talked about this before it says:
20	"According to the preferred embodiment
21	of the invention, sidewall filaments are formed."
22	You see where it says that?



Uh-huh. 1 Α. Uh-huh. 2 And then it says: 0. 3 "Sidewall filaments 11 are formed by first oxidizing the sides of polysilicon layer 22." 4 5 And then it goes on to talk about a subsequent step where silicon nitride is deposited 6 7 and etched. Uh-huh. 8 Α. 9 So my question is: Are the oxidized Ο. 10 sides of the polysilicon layer part of the sidewall 11 filaments? 12 Α. Yes. 13 Why would you say that they are part of Ο. 14 the sidewall? 15 Well, the sidewall -- what is described Α. 16 here as the sidewall filament is composed of 17 oxidized polysilicon, which is silicon dioxide and 18 nitride. So they both are insulators. So it would 19 be hard to differentiate them except chemically, but 20 functionally they're both insulators. 21 So I think, though it's not described

in great detail here, I think what's intended here



is that 11 is a sidewall filament that's a composite 1 2 of both components. Okay. Looking at -- I think we're 3 Ο. 4 still on Figure 3a. 5 The sidewall filament is a structure labeled 11 in the figure; correct? 6 7 Α. Yes. Okay. And the polysilicon is the 8 Ο. 9 structure that's labeled 22; correct? The 10 polysilicon portion of the gate? 11 Α. Yes. 12 And the oxidized portion of the Ο. 13 polysilicon is just on the sidewalls of the 14 structure that's labeled 22; correct? 15 Hold on. 24 is above 22. Α. 16 O. Right. 17 It's tungsten silicide. Α. 18 Ο. Right. 19 So the thermal oxidation of the Α. 2.0 sidewall of the polysilicon --21 Right. Q. 22 -- will cause some oxidation of the Α.



1 | silicide as well.

6

7

8

9

10

11

17

18

19

20

- 2 Q. Oh, okay.
- A. So, I mean, it's not really drawn here that way. This wasn't the point that was elucidated in detail.
 - Q. So the oxidized layer that was formed would cover 22, the sidewalls of 22, some of 24, but would not extend up to the silicon nitride layer 26; right?
 - A. Yeah. I don't think the silicon nitride will be oxidized.
- 12 Q. Okay.
- 13 A. And I don't know what the relative 14 thickness of the rapid thermal oxidized on the 15 silicide and on versus the polysilicon will be.
- 16 Q. Okay.
 - A. Probably more on the polysilicon, but I'm not sure.
 - Q. And you said that during the oxidation process, an oxide layer would also be formed over the diffusion regions; is that correct?
- 22 A. Yes.



And this is true if the diffusion 1 Ο. 2 region is uncovered silicon; correct? 3 Well, if it's -- it's true if it's Α. uncovered silicon, or if it's covered by thin oxide. 4 5 Because thermal oxide has linear growth rate in the So if you already have a thin layer of thin regime. 6 7 oxide and you go to oxidizing conditions, you make it thicker. 8 9 Ο. But what you're doing there is you're 10 thickening the existing oxide? 11 Yeah, which you're oxidizing it. 12 the same oxidation chemistry as whatever formed it 13 originally. 14 Ο. Doshi only says oxidizing the sides of 15 the polysilicon layer in column 7 line 59; correct? 16 Α. Uh-huh. 17 So Doshi doesn't specifically disclose Ο. 18 thermal oxidation; correct? 19 MR. MUKERJI: Objection to form. 20 THE WITNESS: One of ordinary 21 skill would interpret oxidizing any kind of silicon as thermal oxidation. 22



1 BY MR. CHEN:

2

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

22

- Q. Is it --
- A. Otherwise it would say CVD using such and such precursor.
- Q. So is thermal oxidation the only method amenable to oxidize the polysilicon layer?
 - A. No.

I'm sorry. To oxidize polysilicon.

No, it's not. You could do anodic oxidation, which is a wet chemical electric chemical technique. I mean, I don't think anybody would do it here, but it could be done.

- Q. Well, how do you know that Doshi, when it says oxidizing the sides of the polysilicon layer, is referring to thermal oxidation as opposed to the other form of oxidation using the wet chemical electrodes?
- A. If it were wet chemical, it would have said anodization because it's a standard way of describing it. Poured silicon is made this way, for example. And in this technology domain, silicon, oxidizing means you use O2, or conceivably O2 with



- some water, or conceivably N2O, but it's a gas-phase process. Oxidizing means that what used to be silicon becomes a new compound.
 - Q. Okay.

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- A. As opposed to CVD deposition of a silicon oxide, where both the silicon and the oxygen came from the vapor phase.
- Q. So when you do CVD deposition of a silicon oxide, what you're doing is you are depositing new material onto, let's say, the substrate or wafer; correct?
 - A. That's right. All the source material comes from the gas-phase in CVD.
 - Q. Right. And when you're doing thermal oxidation, what you're doing is you're converting the existing material to a different compound?
 - A. Right.
 - Q. Right?
 - A. From silicon to SiO2.
 - Q. So if I have a layer of silicon and I perform thermal oxidation on that layer, part of that silicon gets converted to silicon dioxide;



1 | correct?

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- A. Uh-huh.
 - Q. Is the overall thickness of the layer, which has both the original silicon and the converted silicon dioxide, the same thickness as the original layer of silicon prior to the thermal oxidation process?
 - A. No, it's different.
 - O. How is it different?
 - A. Because the density of SiO2 is different from that of silicon, and so it turns out that when you oxidize, the thickness of the silicon which you started with gets smaller because you've consumed some. But if you look at the thickness from the bottom of the silicon to the top of the oxide, that grows.
 - 0. Okay.
 - A. And the ratio of how much is above and below the initial surface is something like 40/60 or 60/40. I don't know. I don't remember.
 - Q. The point is, it gets thicker?
 - A. It gets thicker.



1	Q. Okay. When you perform thermal
2	oxidation oh, actually, never mind.
3	After the step of forming the sidewall
4	filaments, then you form the source/drain implants.
5	That's at column 7 beginning at line 66.
6	A. Uh-huh.
7	Q. Okay. And it's this step here where
8	you discussed before that the sidewall filaments are
9	used to create space between the implantation and
LO	the gate electrode; correct?
L1	A. Right.
L2	Q. The next step this is at the
L3	beginning of column 8 line 8 it talks about the
L4	formation of silicon nitride layer 30.
L5	You see that?
L6	A. Uh-huh.
L7	Q. What is the function of the silicon
L8	nitride layer?
L9	A. The silicon nitride layer is nominally
20	an etch barrier for etching through the layer that
21	will be on top of it, the ILD layer, interlayer

dielectric, but it will also serve as the spacer at



1 the end of the process.

2

3

4

5

6

7

8

15

16

17

18

19

20

21

- Q. Where does Doshi say that it will serve as a spacer at the end of the process?
- A. Well -- (reviewing document). I'm not sure if I can find where it is explicitly stated, but the structure is identical to the spacer structure in the '997 patent and so it serves the same function.
- 9 I think he implies it. This would be 10 at column 9 line 65 through 70.
- "Figure 3g illustrates the construction of integrated circuit 20 after the completion of both etch steps, and the stripping of photoresist layer."
 - So I think he implies it there, but I don't know if I -- it's a long specification. So I don't know if I can --
 - Q. How does he imply it there? That paragraph that you just referenced doesn't even mention the silicon nitride layer 30.
 - A. Well, but he's prescribed that after the second etch, the silicon nitride is left on the



- 1 sidewall, and it's shown in the drawings. So I
 2 think it's very clear that there is a spacer there.
 - Q. Where does Doshi say that the silicon nitride layer is left on the sidewalls?
 - A. (Reviewing document). So Figure 3g shows the sidewall filament 11 and it shows silicon nitride 30 that's left on the sidewall next to the hole where the self-aligned contact goes in 3h.
 - Q. Other than Figure 3g, is there any place in the text of Doshi that says that the silicon nitride is left on the sidewall after the etch?
 - A. Well, I can't -- I don't remember exactly what he says about that, but it is very clear here, and I even identify that there was a minor error in the way the structure was drawn. But we know that that's what would happen, and the '997 builds on that afterwards and so I think it's -- it's very clear.
 - Q. Can you point to any place in the text of Doshi that says that the silicon nitride is left on the sidewalls after the etch?



Let me look some more. I don't 1 2 It's a long specification. (Reviewing remember. 3 document). So I think it's implied in the 4 5 paragraph in column 10 line 4. "It has been observed, in connection 6 7 with the present invention, that the two-step etch of BPSG layer 14 and nitride layer 30 is 8 9 particularly beneficial, as damage to the corners of 10 gate structure 10 and sidewall filaments is 11 substantially minimized." 12 So if the corners -- if in the process 13 of the second part of the etch through the nitride, 14 which forms the sidewall spacer, the damage at the 15 edge is minimal, then we know that there remains 16 silicon nitride on the sidewall of the gate 17 electrode. 18 And it goes on to say: 19 "In particular, sidewall corner 20 locations NC illustrated in Figure 3g have been 21 observed to be particularly susceptible to damage 22 from conventional nitride etches. However, the



- brief nitride etch used to clear nitride layer 30 1 from within plug contact locations" -- at the bottom 2 3 because that's where the contact is going to be --"PC has been observed to be highly anisotropic." 4 5 So he's reconfirming that that etch is highly anisotropic, and it doesn't etch that much 6 from the corner. It should have -- my point was, it 7 should have shown a little bit of change, but it's 8 9 very little. And so that means that the sidewall 10 nitride 30 is going to be there and that will serve 11 as a spacer. 12 He doesn't say, this is a spacer. 13 doesn't say that. At least not here, and I haven't 14 found where he says that, but it is very clear that 15 it's a spacer. And it's the same thing that the
 - Q. I understand that you have a, you know, interpretation of the Doshi reference, but that paragraph that you just read doesn't specifically say that the nitride 30 layer is left on the sidewalls after the etch; correct?

'997 purports to use as a spacer.

A. No, I think it says it. It doesn't say



16

17

18

19

2.0

21

- it explicitly as you said it, but it makes it very

 clear to one of ordinary skill that if I haven't

 done much damage to the 30 at the top there and I

 use a highly anisotropic etch, I will have remaining

 a nitride sidewall spacer.
 - Q. Where does it say you will have remaining a nitride sidewall spacer?
 - A. It doesn't say it that way. It says it's a highly anisotropic etch, and it doesn't damage or remove much at the top at that corner above the sidewall filament. Therefore, one of ordinary skill would certainly conclude that that sidewall nitride structure remains --
 - O. Well --

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- A. -- as a spacer.
- Q. -- it doesn't say that it doesn't remove much of the nitride. It says it doesn't damage the corners of the gate structure as much; correct?
- A. Well, the gate structure is underneath the photoresist.
 - Q. Right. But the gate structure is still



- 1 damaged. It's just not as much as before; correct?
 - A. Yeah. I think some of that nitride will be removed. That's what I tried to correct in this figure on page 37.
 - Q. So all that section says is that having the nitride there reduces the damage to the corner of the gate structure; correct?
 - A. Yes, but I describes the etching process in a way that's essentially identical to what the '997 purports to claim, and it forms what one of ordinary skill would recognize as a sidewall spacer made of nitride.
 - Q. In order to even damage the gate structure, you have to etch through the nitride layer protecting that gate structure; correct?
 - A. I'm not sure about that. (Reviewing document).
 - When you use reactive-ion etching to do highly anisotropic etching, you have on the wafer a large bias, several hundreds of volts. So the reactive-ion species that do the etching are very energetic, and that's why reactive-ion etching is



- always a concern for damage to materials. It doesn't matter where. It happens all the time.
- 3 So it's reported that that region NC is 4 particularly susceptible to damage from conventional 5 That may be a mechanism where the nitride etches. energetic ions impact the top corner of the nitride 6 7 and cause stress buildup, or something like that, that influences the properties of the gate 8 9 electrode. It may be. I don't know. I mean, I 10 didn't study that.

But I still come back to the fact that while I haven't yet found a place where Doshi makes it clear and simple that this nitride remains and forms a sidewall spacer, it's absolutely clear to -- for one of ordinary skill that it does remain because it's an anisotropic etch. And it hasn't modified much of that sidewall nitride, except perhaps at the top.

- Q. And you're pointing to the Figure 3g; is that correct?
 - A. Yes, that's right.
 - Q. Are you relying on Figure 3g for your



11

12

13

14

15

16

17

18

19

20

21

- 1 understanding that the nitride layer remains on the 2 sidewall of the gate electrode?
 - A. No. That confirms it to some extent, but I'm relying on my understanding and one that would be easy for one of ordinary skill to know that when you do the sequence of steps here, you will have a sidewall spacer.
 - Q. Even though Doshi doesn't actually say that you will have a sidewall spacer; correct?
 - A. But, remember, Doshi is a long patent with many embodiments and stack capacitors and all kinds of things in it, and he's talking about -- some -- sometimes the recognition of earlier invention in the prior art, as I understand it, can be found in things that are teaching the thing you're wondering about but not really making that the focus of what's there.
 - So I think Doshi covers a lot of things here.
 - Q. But Doshi doesn't specifically say that you will form sidewall spacers from nitride layer 30; correct?



1 MR. MUKERJI: Objection to form. 2 THE WITNESS: Well, I haven't 3 reviewed the whole thing to look for where in one of 4 the other applications he may have addressed that, 5 but the process is very clear. There will be a sidewall spacer and everybody knows it. 6 7 BY MR. CHEN: Sitting here today, you cannot point to 8 9 any specific portion in Doshi that says that 10 sidewall spacers are formed from nitride layer 30; 11 correct? 12 MR. MUKERJI: Objection to form. 13 THE WITNESS: I don't know the answer to that. I have to read the whole patent in 14 15 detail. 16 BY MR. CHEN: 17 You didn't read the whole patent in Ο. 18 detail before? 19 Of course I did. I can't remember 20 everything that's here. 21 Okay. But you didn't cite to any 0. 22 portion of Doshi in your declaration?



1	A. No, I didn't.							
2	Q. Right?							
3	A. No, that's right.							
4	Q. Do you think that Doshi might have said							
5	it somewhere, but you left it out of your							
6	declaration?							
7	A. I have no idea. I did this six months							
8	ago, whatever it was. It's a long patent, and to me							
9	it was very clear.							
10	In fact, the first time I encountered							
11	the teaching of the BPSG on top of the nitride							
12	serving as an etch-stop next to the gate electrode,							
13	the first time I encountered that was '997, which							
14	taught me after Doshi, prior art, that you make a							
15	sidewall spacer there. And I knew it before, and I							
16	think one of ordinary skill would know that.							
17	Q. And so my question is and it's pretty							
18	simple question:							
19	Sitting here today, can you point to							
20	any specific portion in Doshi that says that							
21	sidewall spacers are formed from nitride layer 30?							



MR. MUKERJI: Objection to form.

1 THE WITNESS: I cannot vet do 2 that, but I have not reread the patent to be able to 3 answer your very explicit question. 4 BY MR. CHEN: 5 Ο. Okay. But I think this is not the issue, 6 7 whether he says it or not. It forms the same structure as the '997 shows and it came before. 8 9 In order for nitride layer 30 to act as Ο. 10 a sidewall spacer, does it need to have a certain 11 thickness? 12 Larger than zero. Yes. Α. 13 Just larger than zero? Q. 14 Α. No. I don't know. I don't know what 15 number to put on it. Yes, it has to have a finite 16 thickness. 17 Should it have a relatively thick --Ο. should it be a relatively thick layer to act as a 18 sidewall spacer? 19 20 No, I don't think it needs to be very Α. 21 thick. We made essentially CVD, actually ALD, 22 insulating layers 6 nanometers thick. They are



excellent insulators. So it doesn't have to be very 1 2 thick. 3 What does it depend on? How thick --Ο. what determines how thick that layer needs to be in 4 5 order to act as a sidewall spacer? It depends on the quality of the 6 7 material, and the thickness should be greater than a tunneling distance, but that's -- that's of order 8 9 one nanometer or less. So that's kind of an 10 irrelevant number. That's very thin. Tunneling 11 distances I mean. 12 MR. MUKERJI: Can we go off the 13 record for just one second? 14 (Off the stenographic record) 15 (Recess - 3:16 p.m. - 3:38 p.m.) 16 BY MR. CHEN: 17 All right. Dr. Rubloff, before we went Ο. 18 off the record, we were talking about --19 Α. Uh-huh. 20 -- the nitride layer 30 --0. 21 Α. Yes. 22 -- as described in the Doshi reference. 0.



I noticed that you were, you know,
taking the time during the break to review the
reference.

A. Uh-huh.

- Q. Did you find -- in your time reviewing the reference, did you find any location where Doshi specifically says that nitride layer 30 is -- remains on the sidewalls of the gate electrode and acts as a spacer?
- A. I haven't found anything explicit along the lines of the words that you just used. But the description, for example, in column 3 on 60, which is the description of how the sidewall filaments are made, talks to "silicon nitride sidewall filaments are conventionally formed by CVD of silicon nitride overall, followed by an anisotropic nitride etch to remove the nitride from the flat active regions, leaving sidewall filaments behind."

The structure of the sidewall filament is similar to the structure of the nitride layer 30 that is explicitly depicted in Figure 3g of Doshi and corresponds, I think, directly to what the '997



purports.

So while I have not found the explicit

kind of wording that you are looking for, I think

one of ordinary skill would recognize Doshi is doing

the same thing that the '997 is doing.

O. The sidewall filaments that are

- Q. The sidewall filaments that are described in Doshi are actually explicitly described as having the spacer function; correct?
- A. Having the doping spacer function; right.
 - Q. And in column 8 where Doshi is describing the nitride layer 30, it describes certain functions for that layer; correct?
 - A. Column 8 where?
 - Q. Column 8 beginning at line 8.
- 16 A. I'm sorry. Line?
- 17 0. 8.

7

8

9

10

11

12

13

14

15

18

19

20

21

22

A. (Reviewing document). Well, that's a function -- the description you're referring to is the dopant barrier that 30 silicon nitride serves to prevent boron and phosphorous from the -- overlying BPSG from diffusing into the silicon.



1	So what what it basically says is						
2	the nitride serves as a diffusion barrier for that						
3	structure, but that's not addressing its sidewall						
4	function.						
5	Q. Right.						
6	A. It's addressing its chemical function.						
7	Q. Right. It's specifically						
8	A. One of its functions.						
9	Q discloses a function for that layer						
10	and that function that is disclosed is acid						
11	diffusion barrier?						
12	A. That's yes, but a layer like that						
13	can have multiple functions. Silicon nitride is a						
14	pretty good insulator, electrical insulator.						
15	Q. All right. Following the formation of						
16	silicon nitride 30 layer 30 is the formation of						
17	the interlayer dielectric, and that's referred to at						
18	column 8 line 23; correct?						
19	Oh, sorry. Actually						
20	A. Let's see.						
21	Q. No, that's correct.						
22	A. Yeah.						



1 So it begins at column 8 line 23; Ο. 2 correct? 3 Uh-huh. Α. 4 Ο. Right. And that interlayer insulator 5 is made of BPSG; correct? 6 Α. Yes. 7 And BPSG is a silicon oxide layer; Ο. 8 correct? 9 It's a silicon-based oxide layer, but 10 it's doped with boron and phosphorous. 11 Ο. Okay. 12 That changes its mechanical properties Α. 13 significantly. 14 Ο. And subsequent to the deposition of the 15 BPSG layer, that layer is then planarized; correct? 16 Α. Yes. 17 All right. And then Doshi -- moving O. 18 along, Doshi starts to talk about the formation of 19 the contact openings. 20 I'm sorry. Can I go back to the BPSG Α. 21 question? 22 Ο. Sure.



1	A. So this describes that after the layer							
2	30 is put down over everything conformally							
3	Q. Right.							
4	A as the next top layer, the BPSG is							
5	put down and then it's planarized by high							
6	temperature annealing step.							
7	What will happen during that annealing							
8	step is important for the understanding of the							
9	sidewall filaments function. Because it just							
10	described that nitride is a good barrier to boron							
11	and phosphorus diffusion diffusion, but referring							
12	only to the consequences for the crystalline silicon							
13	n+ region, the substrate; right?							
14	So it's basically saying, what you just							
15	read, says that silicon nitride layer 30 when it's							
16	still on top of the n+ region will prevent boron and							
17	phosphorous diffusion into the silicon.							
18	That that has a consequence that on							
19	the sidewall, the remaining nitride 30 will serve as							
20	a boron and phosphorus diffusion barrier. So that							
21	boron and phosphorous from the now present BPSG next							

to the nitride layer 30 can't get through 30 to get



5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- to the polysilicon or tungsten silicide because the component of the sidewall filament, the thermal oxide, is not a good barrier.
 - So what I'm saying is the sidewall nitride structure 30 will play a role during the planarization step, which is annealing the BPSG, in preventing dopants from entering the polysilicon.

 And for that matter, it could be the gate oxide at that point.
 - Q. Okay. And what is the significance of that --
 - A. Well --
 - Q. -- point you just made?
 - A. -- the significance is that if the -- ah -- is that at least during that step, there is a function for that sidewall spacer of nitride. It's not the electrical barrier at that point because that hasn't been encountered yet until the structure is done.
 - Q. So you're saying then at the point of the BPSG formation, the nitride layer 30 covering the sidewalls of the gate electrode structure is



- 1 | performing spacer function?
- 2 A. Yeah, and diffusion barrier function.
- 3 | It's not highlighted here because it's probably not
- 4 | as big a problem, but I noticed that a lot of
- 5 attention is given to the diffusion barrier function
- 6 of the nitride material with regard to the source
- 7 region.
- 8 0. Okay.
- 9 A. It's just a comment.
- 10 Q. Sure. So then, for example, looking at
- 11 | Figure 3f, which -- what figure are you looking at
- 12 | in your declaration?
- 13 A. Too many. I have Figure 3g in my
- 14 declaration.
- 15 Q. Okay. Well, let's look at Figure 3f.
- 16 A. Okay.
- Q. Or no. Sorry.
- 18 A. Yes.
- 19 Q. Figure 3 -- let's look at Figure 3d.
- 20 | All right? This is the figure before the contact
- 21 openings are being etched, but you have the BPSG
- 22 | layer 14, I believe it is.



- 1 A. Uh-huh.
- Q. Right. So looking at Figure 3d, a
- 3 person of ordinary skill in the art would look at a
- 4 portion of nitride layer 30 covering the sidewalls
- 5 of the gate electrode and say that's a spacer right
- 6 | there?
- 7 A. Well, I would say it's a diffusion
- 8 barrier during BPSG reflow, which is an annealing
- 9 step.
- 10 Q. So it is not a spacer?
- 11 A. Well, a diffusion barrier is a kind of
- 12 spacer.
- 13 Q. Okay. So it is a spacer?
- 14 A. Yes.
- 15 Q. Okay.
- 16 A. But that's not the spacer that's at
- 17 | issue here. I realize that.
- 18 Q. I don't follow you.
- 19 A. No. I think your question was, at this
- 20 | stage after both etches of BPSG and nitride is done,
- 21 | how do we know there's still a nitride sidewall
- 22 | spacer? And that's a different -- that's a



1 different question.

- Q. That's a different.
- 3 A. I may have raised an irrelevant
- 4 question. It was just an observation because
- 5 | there's been so much attention in what you read to
- 6 the diffusion barrier properties of the nitride.
- 7 Q. Right.
- 8 A. Sorry if I got us off-track.
- 9 Q. No, no. I just want to understand. I
- 10 | mean, maybe it's an important point.
- Because you are saying that during BPSG
- 12 | formation, that portion of the nitride layer that's
- 13 | on the sidewall is acting as a diffusion barrier in
- 14 | the --
- 15 A. Lateral.
- 16 | 0. -- lateral direction?
- 17 A. Yes.
- 18 Q. Thank you.
- 19 And I think your point was, is that at
- 20 | that stage, that portion of the nitride layer, the
- 21 portion that's on the sidewall of the gate, is
- 22 | functioning as a spacer; correct?



- 1 A. A diffusion barrier spacer.
- Q. And that diffusion barrier spacer is
 within the definition of spacer that you provided in
 the context of the '997?
- 5 A. Yes.

7

8

9

10

13

14

15

19

20

- Q. Now, one reason you said that that is needed to provide that function is because you said that the thermal oxide of the sidewall filament is not a good diffusion barrier; correct?
 - A. That's correct.
- Q. Okay. But the sidewall filament is not just comprised of thermal oxide; correct?
 - A. That's correct.
 - Q. Okay. It actually has a layer of silicon nitride; correct?
- A. Right, which was formed exactly the way
 that the sidewall fill -- the sidewall spacer 30 is
 formed during the two-step etch.
 - Q. Okay. And silicon nitride is a good diffusion barrier?
- 21 A. It is a good diffusion barrier.
 - Q. Okay. So in a sense, the sidewall



- 1 filament 11 will protect a gate from any boron or phosphorus diffusion? 2 3 Α. It can, yes. And you don't really need the nitride 4 Ο. 5 layer 30 there to act as a diffusion barrier; 6 correct? I think that's correct. Well, it helps 7 Α. 8 but --9 Okay. So we've talked about the 0. Okay. 10 formation of the BPSG layer, and I'd like to talk a 11 little bit now about the formation of the contact openings and that begins at column 9 line 26. 12 13 Α. (Reviewing document). Okay. I guess the first step of 14 O. 15 forming the contact opening is to form the patterned
- 17 A. Yes.

resist; correct?

- Q. All right. And the next step is to then etch through the BPSG layer stopping on the nitride layer; correct?
- 21 A. Yes.
- Q. All right. And this is where the



1 nitride layer is behaving as an etch-stop? 2 Α. Yes. 3 And then what follows after the BPSG Ο. 4 etch step is a nitride etch step; correct? 5 Α. Uh-huh. And the purpose of that nitride etch 6 0. 7 step is to etch through the nitride layer; correct? It's to etch through the nitride layer 8 9 that's covering this source/drain region, the 10 diffusion region, and at that point it forms the sidewall spacer. 11 12 Looking at your declaration at Ο. 13 paragraph A-12, you describe the second etch as "an 14 anisotropic etching of the barrier layer underneath 15 the opening." 16 You see that? 17 Uh-huh. Α. 18 0. Now, the part that you -- you quoted 19 from the patent says: 20 "Contact openings (PC, BLC, CT) are 21 etched through the BPSG layer (14) and the silicon 22 nitride layer (30) using a two-step etch process."



1 What does the PC stand for? 2 I don't remember which figure Α. Yeah. 3 that is. I mean, is PC, BLC, and CT just 4 Ο. 5 different contact openings in different regions? 6 I'll have to think about that. Α. 7 Actually, maybe this will help you. Ο. If you look at column 10? 8 9 Α. Yeah. 10 O. Line 3, for example. It says "within plug contact openings PC." 11 12 Is PC just plug contact? 13 Yeah, that's -- (reviewing document). Α. 14 Okay. In Figure 3g, PC is the plug -- excuse me --15 plug contact. Because the PC is in the place where 16 the opening through BPSG and nitride is. 17 And NC -- okay. That's different. 18 That's the corner. 19 BLC is in Figure 3i. 20 Right. Ο. 21 And I think 3i refers to a different Α. 22 structure, a different device. Plug oxide layer.



Well, if you go to --1 0. 2 It's part of a DRAM circuit it appears. 3 Bit line contact location is BLC. Right. So if you look at column 10 4 Ο. 5 line 40, for example, it says: 6 "As in the formation of plug contact 7 locations PC, bit line contact locations BLC." 8 So I assume that PC refers to plug 9 contact and BLC refers to bit line contact? 10 Α. Uh-huh. 11 Is that right? Ο. 12 I think so. Α. 13 Okay. What is a CT? Q. 14 Α. (Reviewing document). 15 Maybe that's not. Ο. 16 (Reviewing document). Α. 17 If you don't know, it's okay. We can Q. 18 move on. 19 I don't know. I think that those refer Α. 20 to other applications than the ones we've 21 concentrated on --22 0. Okay.



-- and are relevant. So I think it's 1 2 not a big deal. 3 Okay. All right. Getting back to the Ο. nitride etch. 4 5 So the results of the nitride etch are shown in Figure 3g; correct? 6 7 Or the results of the nitride etch for the plug contact openings are shown in Figure 3q; 8 9 correct? 10 Α. Yes. 11 And then you mention that you found an O. 12 error in Figure 3q; correct? 13 Yes. I think it was a little Α. 14 misleading. I would have expected to see -- what 15 page do I have this on? Yeah, on page 37. 16 I would have expected to see some of 17 the top nitride etched away there. 18 And that's not depicted in Figure 3q; Ο. 19 right? 20 No. Figure 3g on page 37 of my Α. No. 21 declaration shows a little region in a rectangle where that top part of nitride 30, I think, should 22



5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- have been shown removed, and that's an annotation to a blowup of the right part of Figure 3g near that plug contact.
 - Q. And the reason why that portion of the nitride layer 30 would have been removed is because it is within the exposed portion of the contact opening mask?
 - A. That's right. And so the thickness of that nitride as it meets the resist layer would be in conformal CVD the same as the thickness of the nitride that would be on top of the n+ region. So when you clear the n+ region, you'll lose some of that top part, but you'll still leave the sidewall nitride 30 because it's the standard way of making sidewall spacers.
 - Q. Other than the error that you pointed out in your declaration, are there other errors in Figure 3g of Doshi?
 - A. None that I know of, or I would have declared them.
 - Q. Previously you had mentioned that the diffusion region is covered by a thermal oxide



1 | layer; correct?

5

6

7

8

9

10

11

12

13

15

16

17

18

19

20

21

- 2 A. Yeah, from the RTO.
- Q. Right. Is that thermal oxide layer depicted here in Figure 3q?
 - A. No, because the etch that removes the nitride would have to remove any thermal oxide there in order to allow good contact to the n+ region.
 - Q. But isn't the etch to remove the nitride selective to nitride over oxide?
 - A. Right, but selectivity is never infinite. It's a certain number and nitride is significantly thicker than a little bit of thermal oxide --
- 14 Q. Okay.
 - A. -- that might have been present there.
 - Q. So it's your opinion that the etch that removes the nitride would also etch through any thermal oxide that is --
 - A. Yeah, and it wouldn't have to etch through all of it. Because when you make a contact like that, if there are a few patches of very thin oxide remaining, it doesn't change the



1 characteristics very much. You would like not to 2 have that.

So the way -- the way to think about that is, if I make a contact here and there's some oxide here, but there are plenty of places where there is not oxide, that's really all I need to get the contact resistance lowered enough to make effectively contact.

I mean, I don't think every oxygen if there were thermal -- a little bit of thermal oxide here, I don't think it means that every single oxygen atom has to be gone after the etch for it to be a good contact to the material that fills this region.

- Q. Wouldn't you want to clear off any oxide over the contact to make a good contact?
- A. Yeah, of course. You'd like to clear off whatever you can and that means most of it, but it doesn't have to be every atom.
- Q. Looking at Figure 3f of Doshi, this is before the nitride etch step.

The thermal oxide isn't shown in this



1 figure here; correct? 2 Α. The thermal -- which thermal oxide? 3 The thermal oxide over the diffusion O. 4 region. 5 Α. No. 6 Is that another error in Doshi Ο. Okay. 7 figures? I don't think it's an error. It wasn't 8 Α. 9 necessary. 10 Ο. Wasn't Doshi --11 It's not depicted in 11, the sidewall 12 Doshi says we do rapid thermal oxidation to 13 make part of the sidewall filament, and we do 14 nitride sidewall formation by CVD and anisotropic 15 etch to make the other component of sidewall 16 filament. But he doesn't break up -- despite having 17 said that there are two components to 11, he doesn't 18 attempt to draw that separately. 19 So I think it -- remember, as I said 20 before, Doshi is trying to look at a much bigger picture than the '997 is. So he teaches the dual 21

step, the two-step etch and the use of the nitride



and the BPSG to do a self-aligned contact. He teaches that as part of a much larger picture in the Doshi patent.

So leaving out some details which are in some of the places not put it in the figure, but it's explained in the text. Everything doesn't have to be in -- at least as I understand it, there is no need for the patent to show every detail of the specification in figures.

- Q. So what you're saying is that some aspects of what Doshi disclosed in his text are not directly reflected in its figures?
 - A. Yes.
- Q. The one error that you did find is the error in the etching of the nitride layer 30, which is what you pointed out in your declaration with respect to Figure 3q, though; correct?
- A. Yeah. I guess I would say I'm a little uncomfortable with the notion of depicting that as an error because I think the description in the specification tells us what these shapes will look like, and they were known to one of ordinary skill.



So I would rather have seen it drawn 1 2 differently, but error sounds like there's something 3 fundamentally wrong. I think that's too strong a 4 word. 5 Okay. Well, you called it an error. 0. Yeah, I know. Maybe not the best 6 7 choice of words. Are there other errors in the depiction 8 Ο. 9 of the etching of nitride layer 30 in the figures of 10 the Doshi reference? 11 MR. MUKERJI: Objection to form. 12 THE WITNESS: It's possible, but I 13 don't know of any. I mean, we could argue -- I 14 think it's difficult. We could argue about exactly 15 what the sidewall profile would look like after the nitride is etched to form the sidewall -- sidewall 16 17 spacer, and that has to do with how anisotropic the 18 etch is and so on there. 19 We could quibble about these 20 details, but I know how these drawings are made. 21 They're made by a draftsman who gets a sketch and

tries to make it right, and they're not always



1 accurate. 2 BY MR. CHEN: 3 Okay. So it's better to rely on the Ο. 4 text of the reference as opposed to the figures; is 5 that fair? 6 MR. MUKERJI: Objection to form. 7 THE WITNESS: I would like to look at both and -- and understand what was known at the 8 9 time by one of ordinary skill and conclude from that 10 that set of things. 11 BY MR. CHEN: 12 All right. Following the etch of the Ο. 13 plug contact openings, Doshi talks about the 14 formation of plugs within those plug contact 15 openings; correct? 16 Uh-huh. Α. 17 And then it says that if you were, for Ο. 18 example, forming a DRAM circuit, you would also have 19 to open up bit line contact openings; correct? 20 Which line are you at? Α. 21 Beginning at line column 10 line 31. Q. 22 Uh-huh. Α.



1	Q. And the formation of the bit line
2	contact openings is effectively the same as the
3	formation of the plug contact openings; correct?
4	A. Well, I'd have to look a little more
5	closely at that because I didn't really concentrate
6	on this part.
7	Q. Okay.
8	A. When I was studying this patent, I was
9	more interested in the plug contact because that's
10	really where the issue appears.
11	Q. So you don't have an opinion as to
12	whether the formation of the bit line contact
13	opening is the same as the formation of the plug
14	contact opening; correct?
15	A. Give me just a minute, please.
16	(Reviewing document).
17	I'm sorry. I'm taking some time to
18	interpret the numbers in 3i. (Reviewing document).
19	Okay. I'm sorry. Can we come back to
20	the question now about the bit line contact?
21	Q. My question was simply that whether you
22	had provided any opinions about the formation of the



1 bit line contact opening. 2 No, I don't think so. Α. 3 Okay. And so you don't have an opinion Ο. as to whether the formation of the bit line contact 4 5 opening is the same -- or you don't have any opinions as to whether the process used to form the 6 7 bit line contact openings is the same as the process used to form the plug contact openings; correct? 8 9 I have not looked at the description of Α. 10 the bit line contact etch. I read it, but I didn't 11 pay a lot of attention to it. 12 Q. Okay. 13 THE REPORTER: Exhibit 7. 14 (Document marked, for 15 identification purposes, as Rubloff Exhibit No. 7.) BY MR. CHEN: 16 17 Ο. Okay. I've asked the court reporter to 18 mark as Exhibit No. 7 patent number 5,770,498, which 19 I believe is referred to as the Becker reference. 20 Dr. Rubloff, is Exhibit 7 one of the

patents that you selected to be used in Samsung's



IPR of the '997 patent?

21

1	A. Yes.							
2	Q. And you did that selection yourself;							
3	right?							
4	A. Yes.							
5	Q. Which was about six months ago,							
6	roughly?							
7	A. Whenever it was. (Laugh).							
8	This is the one that was referenced by							
9	the IPR board somehow as not having the same stature							
LO	as the Doshi. I don't I didn't quite understand							
L1	that. But it was my selection, yes.							
L2	Q. All right. I also want to kind of do							
L3	something similar to what we did with Doshi, kind of							
L4	walk through the process that's disclosed in the							
L5	Becker reference.							
L6	I believe the discussion of the process							
L7	begins at column 4 line 9.							
L8	A. (Reviewing document).							
L9	Q. Again, I think the first step during							
20	the formation is to form the isolation regions;							
21	correct?							

Right. The field oxide 16.



Α.

1	Q. And then Becker describes the formation							
2	of the gate electrode beginning at line or column 4							
3	line roughly around line 22; correct?							
4	A. Uh-huh.							
5	Q. Does Becker describe the etch process							
б	used to form the gate electrode structure?							
7	A. (Reviewing document). Well, line 22.							
8	"Transistor gate electrode gate 18 is							
9	formed by successively depositing or 'stacking'							
10	layers of polysilicon 20, tungsten silicon 22 and							
11	silicon nitride 24 over thin gate insulating layer,							
12	and then patterning and etching those layers to							
13	expose substrate 12 at the desired locations of the							
14	source and drain for the access transistors."							
15	That's polysilicon polysilicon gate.							
16	Q. And my question was: Does Becker							
17	describe the specific etch process used to form the							
18	gate electrode structure?							
19	A. Oh, you mean the etch gas and the power							
20	and all that stuff?							
21	Q. Or even what type of etching process is							
22	used.							



	Α.	Well,	what	he	says	is	thes	e layeı	îs
which	are d	eposite	ed and	d pa	attern	ned	and	etched	using
conven	tiona	l metho	ods w	ell	known	ıin	the	art.	

Oh, I'm sorry. That, no.

"Then patterning and etching those layers to expose substrate." Yeah. Yeah. These layers. Yeah, this is line 25 to 29 or something.

- Q. What are some of the conventional methods of etching known in the art in this time frame?
- A. Reactive-ion etching would be most common, I think.
 - Q. Are there other types?
- A. Well, you want to define the gate electrode by an anisotropic process. So it would be, in this time frame, reactive-ion etching would be common, but there are other configurations of equipment that could do that. Inductively coupled plasma, for a while ECR plasma, electron cyclotron resonance plasma, which are high density plasma etching techniques.
 - Q. And all of these other etching



- 1 techniques are considered conventional methods well
 2 known in the art?
- 3 A. Yes.

5

6

7

9

10

11

12

13

14

15

16

17

18

19

20

21

- Q. After the formation of the gate electrode, Becker describes the next step as implantation of impurities into the substrate; correct?
- 8 A. Uh-huh.
 - Q. What is the purpose of this implantation step?
 - A. Well, the transistors require doped regions to make a PNP or an NPN transistor. So these regions 28 are the regions that with the gate electrode in place and the field oxide 16 in place, having cleared the gate stack material from the region between those two things, the ion implant 26 would form these doped regions 28. And to have an active device, you have to have doped regions.
 - Q. But those doped regions 28 are not the source/drain regions; correct?
 - A. Some of them will be.
 - Q. Well, the reason I say that is because



in the patent at column 4 line -- beginning at line 1 2 40 --3 I'm sorry. Where? Α. 4 Column 4 beginning at line 40, the Ο. 5 patent says: "The resulting doped p-regions 28 6 7 extend into the channel area between the subsequently formed source and drain for each access 8 9 transistor." 10 So I'm wondering whether that indicates 11 that channel region or the doped p-region 28 is something that's different from the subsequently 12 13 formed source/drain. 14 Well, notice that the regions 28 extend 15 under the gate electrode; right? And so that's -- I 16 think that's a design choice made for designing the 17 dopant profile of the transistor in this case. 18 Ο. So --19 And that would be formed, I believe, by 20 annealing to activate the dopants that were 21 implanted.

So is the region 28 different from the



0.

1 source/drain region? 2 I don't think so. I don't recall if this is something atypical or unusual. 3 4 But the source/drain region has not yet Ο. 5 been formed at this step in the process; correct? Yeah. I have to look at this more 6 7 closely. I just don't remember how this part goes. It's not the part I was most interested in for the 8 9 '997 patent. 10 (Reviewing document). It's a more 11 complicated structure. I'm sorry. I hadn't 12 remembered the details of that because I was 13 focusing on other parts. 14 (Reviewing document). Okay. I'm 15 sorry. I have lost the question. 16 You know, it wasn't controversial. 0. 17 I was just asking whether region 28 is 18 part of this. Well, actually --19 Α. It's not --20 -- I'll ask you the exact question that 0. 21 I asked before the long pause. 22 At this particular step in the process



following the formation of region 28, the 1 2 source/drain regions have not yet been formed; 3 correct? (Reviewing document). Yes, I think 4 5 that's right. 6 Q. Okay. 7 32a and b are the source/drain regions. Α. Following the formation of the 8 Okav. Ο. 9 p-regions 28, the next step in the process is the 10 deposition of the spacer insulating layer 30; 11 correct? 12 Α. Okay. 13 What is the spacer insulating layer? 0. 14 Α. 30 is nitride; right? 15 What is the function of that layer? Ο. 16 Well, the reason Becker was chosen is Α. 17 that the structure you see in Figure 4 corresponds 18 to the way the '997 patent and the Doshi 19 reference -- the Doshi patent etch a self-aligned 20 contact through BPSG to an etch-stop layer of 21 nitride in the second step going through that to

make contact to the substrate, source/drain



4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

- contacts, and during that process leaving a sidewall
 spacer of nitride.
 - That was the part I considered relevant to the '997 patent here. The rest of the details of the dopant profiles and so on I didn't consider as relevant to '997.
 - Q. Okay. So when the spacer insulating area is first deposited, it is deposited, according to Becker, in the range of 600 to 2,000 angstroms; correct? That is at column 4 line 46.
 - A. Okay.
 - Q. And after it's deposited, that layer is then thinned in certain regions to the range of 50 angstroms to 400 angstroms; correct?
 - A. Yes.
 - Q. Okay. And the regions that are thinned are the portions of the spacer insulating layer above the gate electrode and above where the source/drain regions are to be formed between the gate electrode as shown in Figure 3; correct?
 - A. Uh-huh.
 - Q. The thickness of the spacer insulating



1 layer that is on the sidewalls of the gate are not 2 thinned and remain close to the original deposition 3 thickness of 600 to 2,000 angstroms; correct? 4 Α. Uh-huh. 5 I'm sorry. Uh-huh. Is that a yes? Ο. I'm sorry. 6 Α. Yes. 7 Why is the thickness of the spacer O. insulating layer over the -- what will later be the 8 9 source/drain regions, why is that portion of the 10 spacer insulating layer thinned? 11 (Reviewing document). Gee, I've looked 12 at this, this aspect. 13 Maybe it will help you. I can refer 0. 14 you to column 4 line 66 through column 5 line 5. 15 (Reviewing document). Well, as it says Α. 16 here -- thank you -- column 5: 17 "Under etching spacer insulating layer 18 30 to leave a thin layer of nitride material 19 provides a diffusion barrier during subsequent 20 processing."

Nitride is a good diffusion barrier.

Now, following the formation of the



Ο.

21

1 spacer insulating layer and then the subsequent 2 thinning of that layer in certain regions, Becker 3 describes a process where lightly doped drain implants are used to form the source and drain 4 5 regions; correct? 6 Α. Uh-huh. 7 All right. And that --Ο. 8 Α. Yes. 9 -- begins at column 5 line 6; correct? 0. 10 Α. Yes. 11 How are the impurities here O. 12 implanted into the source/drain regions? 13 Α. Through the nitride, the thinned 14 nitride. So won't the thinned nitride interfere 15 Ο. with implantation? 16 17 Α. No. 18 Why not? Ο. 19 In fact -- well, the implantation depth Α. 20 can certainly be greater than the thinned nitride 21 thicknesses. You can adjust the implantation energy 22 to get the penetration and compensate for the



1 | presence of the nitride that's there.

In fact, these kinds of layers nitride used in them is not crystalline, it's amorphous.

And so very often when you do an implantation, you want to make sure you're not channelling along the crystalline axis of the substrate. And so you want to put something that the -- that the implant ions go through which randomizes to some extent what their trajectory is so they don't channel deeply into the crystalline lattice.

- Q. But the implantation parameters you use with the presence of the nitride layer there as opposed to the parameters used without the nitride will be different; correct?
 - A. Yeah, somewhat different.
- Q. Because you have to compensate for your ability to penetrate through the nitride layer?
- A. Yeah. The energy loss of the ion going through different materials is quite well understood.
 - Q. Okay.
 - A. So you would know, okay, I wanted the



7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- peak position to be of the implant distribution,
 kind of Gaussian, to be so far below the silicon
 surface, but I'm going to lose this much energy
 going through the nitride. So I'll just change the
 implant energy.
 - Q. Okay. The thickness of that nitride layer will also affect the parameters of the implantation that you use to achieve your targeted dopant profile; correct?
 - A. Yeah. Unless it's thin enough it doesn't matter.
 - Q. And if you add another layer on top of the nitride layer, that too would affect the implantation parameters that you need to use to achieve your dopant profile; correct?
 - A. It could.
 - Q. In fact, the thicker the materials covering this substrate that is -- sorry.
 - The more material you have covering the substrate, the higher the implantation energy or impurity dosage you would need to use to achieve the same dopant profile; correct?



1 Not dose, but energy. Α. 2 Okay. Only energy? Ο. 3 Α. Energy. 4 Ο. Okav. So --5 I'm sorry. Energy to get the right Α. depth into the substrate, but you may lose some of 6 7 that that gets buried in the thin layer on the top. 8 Right. 0. 9 Α. And so you may have to change the dose 10 a little too. 11 Okay. So the material covering the Ο. 12 substrate -- would the amount of material covering 13 the substrate will affect both the implantation 14 energy required as well as the impurity dosage 15 required to achieve your targeted dopant profile for 16 the source/drain region? 17 Yes, it could. Α. 18 In this step where Becker is Ο. Okay. 19 performing the lightly doped drain implants, what is 20 the function of the spacer insulating layer?

You're referring to which figure?



Α.

Ο.

Figure 3.

21

And you're talking about the spacer 1 Α. 2 insulating layer --3 Ο. Yes. -- which is 18 on the sidewall of the 4 Α. 5 gate electrode? I think it's layer -- I think it's --6 Ο. 7 Α. I'm sorry. -- 30. 8 Ο. 9 18 --Α. 30. 10 Ο. 18 is the gate electrode. 11 -- is the top of the gate electrode. Α. 12 30. I'm sorry. 13 Ο. Yes. 14 Α. So 30 on the sidewall of the gate 15 electrode will be an implant mask, part of an 16 implant mask. 17 So it's a doping spacer? Q. Okay. 18 It's a doping spacer. Α. 19 Okay. Could you explain again how the 0. 20 portion of the spacer insulating layer 30 on the 21 gate electrode -- on the sidewall of the gate 22 electrode acts as a spacer during this step?



1	A. In Figure 3, so 40 are the ion implant
2	trajectories.
3	Q. Right.
4	A. They are coming in a directional
5	fashion into the substrate 12, and they will
6	penetrate through the thinned nitride number 30, but
7	they won't penetrate through the sidewall spacer 30
8	next to the gate electrode.
9	And the consequent dopant profiles that
10	you get will be determined by that and by whatever
11	annealing process and associated thermal diffusion
12	the dopants happen during implant activation anneal.
13	Q. So it's creating space between where
14	you're doing your implantation and the gate
15	electrode?
16	A. Right.
17	Q. And so the spacer insulating layer 30
18	at this stage in the process is a spacer in the
19	context of how you construed it for the '997 patent;
20	correct?
21	A. Uh-huh.



Q. Is that a yes?

1 Α. Yes. 2 All right. Following the implantation Ο. 3 step -- and, actually, you know, before we go on, I 4 don't know how long we've been going. 5 MR. MUKERJI: It's been just a few 6 minutes past an hour. 7 MR. CHEN: Okay. You want to take a quick break then? 8 9 MR. MUKERJI: Sure. 10 (Recess - 4:51 p.m. - 5:03 p.m.) 11 BY MR. CHEN: 12 Ο. The Becker process does not disclose 13 the thermal oxidation of the sidewalls of the 14 polysilicon or the substrate for the diffusion 15 regions; correct? 16 (Reviewing document). That's right. 17 Okay. If you turn to Exhibit 5, which O. 18 we introduced earlier in the day. This is the Wong 19 reference --20 Α. Right. 21 -- that you referred to on page 47 of Ο. 22 your declaration.



1	A. Yeah.
2	Q. So the Wong reference is the one that
3	teaches the use of thermal oxidation to repair
4	damage created by reactive-ion etching; correct?
5	A. Yes.
6	Q. Does Wong address other forms of
7	etching other than reactive-ion etching?
8	A. (Reviewing document). Not other forms
9	of etching, but does address channel ion
10	implantation as a source of defects, but that's not
11	it's not really an etching process.
12	Q. Does Wong teach that thermal oxidation
13	will also help repair defects created through
14	channel ion implantation?
15	A. Yes.
16	Q. Where does it teach that?
17	A. At least in the abstract, polysilicon
18	sidewall oxidation is also necessary to protect the
19	thin oxide from degradation by source/drain ion
20	implantation.
21	Q. Okay. But those are two different



forms of protection; correct?

sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair		
oxidation for repairing defects caused by reactive-ion etching is that well, let me rephrase that. What Wong teaches is that thermal oxidation can be used to repair defects that are caused by reactive-ion etching; correct? A. Uh-huh. Q. What Wong teaches for the polysilicon sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	1	A. Which two?
reactive-ion etching is that well, let me rephrase that. What Wong teaches is that thermal oxidation can be used to repair defects that are caused by reactive-ion etching; correct? A. Uh-huh. Q. What Wong teaches for the polysilicon sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	2	Q. Well, the benefit of the thermal
What Wong teaches is that thermal oxidation can be used to repair defects that are caused by reactive-ion etching; correct? A. Uh-huh. Q. What Wong teaches for the polysilicon sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	3	oxidation for repairing defects caused by
What Wong teaches is that thermal oxidation can be used to repair defects that are caused by reactive-ion etching; correct? A. Uh-huh. Q. What Wong teaches for the polysilicon sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	4	reactive-ion etching is that well, let me
oxidation can be used to repair defects that are caused by reactive-ion etching; correct? A. Uh-huh. Q. What Wong teaches for the polysilicon sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	5	rephrase that.
caused by reactive-ion etching; correct? A. Uh-huh. Q. What Wong teaches for the polysilicon sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	6	What Wong teaches is that thermal
A. Uh-huh. Q. What Wong teaches for the polysilicon sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	7	oxidation can be used to repair defects that are
Q. What Wong teaches for the polysilicon sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	8	caused by reactive-ion etching; correct?
sidewall oxidation is that it can help create a thin oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	9	A. Uh-huh.
oxide that will then protect the source/drain region from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	LO	Q. What Wong teaches for the polysilicon
from subsequent damage by ion implantation; correct? A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	L1	sidewall oxidation is that it can help create a thir
A. That certainly isn't how I read the abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	L2	oxide that will then protect the source/drain region
abstract. Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	L3	from subsequent damage by ion implantation; correct?
Q. Okay. Well, so then are you saying that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	L4	A. That certainly isn't how I read the
that the sidewall oxidation repairs damage to the source/drain regions that were created during ion implantation in the same way that it would repair	L5	abstract.
source/drain regions that were created during ion implantation in the same way that it would repair	L6	Q. Okay. Well, so then are you saying
implantation in the same way that it would repair	L7	that the sidewall oxidation repairs damage to the
	L8	source/drain regions that were created during ion
damage created by reactive-ion etching?	L9	implantation in the same way that it would repair
	20	damage created by reactive-ion etching?

A. I'm sorry. You said sidewall oxidation

of a polysilicon to protect the thin oxide during



21

1 ion implantation. 2 0. Right. 3 Is that what you said? Well, I was wondering whether the 4 Ο. 5 benefits of the thermal oxidation are different, I said, as applied to reactive-ion etching and --6 7 Α. Yes. -- as applied to ion implantation. 8 Ο. 9 Well, according to the abstract, 10 reactive-ion etching to define the polysilicon gate hurts the quality of the thin oxide. But if you 11 12 then do sidewall oxidation to the polysilicon, you 13 can reduce that problem. 14 O. Because it will repair the damage --15 Α. Right. 16 -- that had already occurred? 0. 17 (Reviewing document). Yeah. Α. 18 So -- so the conclusion, I don't 19 remember the ion implantation part because it's not 2.0 the part I focused on, but the conclusion in this 21 abstract is that the sidewall oxidation does help

protect the thin oxide, meaning the gate oxide, from



- degradation during implantation where you're usually 1 2 using the gate as a mask for ion implantation. So 3 the ions are going straight at the edge of the gate oxide where the RIE damage could be. It's the same 4 5 location. 6 And that process isn't repairing damage 0. 7 that has already occurred but, rather, preventing damage from occurring; correct? 8 9 Α. Yes. 10 O. All right. 11 Or at least primarily so. Α. 12
 - Q. Okay. Does Becker disclose the potential defects that will be created through reactive-ion etching of a gate electrode?
 - A. (Reviewing document). I don't think so. I'm just reviewing it again.
 - Q. Looking at Exhibit 5, the Wong reference, if you turn to page 12 and we look at Table 1 at the top of page 12.
 - A. I'm sorry. Can you hold just a minute --
 - Q. Sure thing.



14

15

16

17

18

19

20

21

-- while I finish scanning this? 1 Α. 2 (Reviewing document). I'm sorry. 3 No problem. O. Please go ahead. 4 Α. 5 I was -- if you could turn to 0. Exhibit 5, which is the Wong reference --6 7 Α. Uh-huh. 8 -- page 12. And you look at Table 1 0. 9 above. 10 Does Wong teach that the defect density 11 for plasma etching is significantly lower than the 12 defect density for reactive-ion etching? 13 Well, what she did was only RIE here. Α. 14 That's the only way you can make the gate. I don't 15 know what process you'd be referring to as "plasma 16 etching." RIE is a plasma etch process. 17 Okay. Well, if you look at the table, Ο. 18 the second line says: 19 "Polysilicon gate 60 mil dot plasma 20 etched." 21 (Reviewing document). I'm sorry. Α. 22 Ο. So --



1	A. You're right. On page 158, she
2	mentions "defined by RIE or plasma etching" and 60
3	mil dots are big. That's pretty big.
4	Okay. So the defect density in plasma
5	etching is certainly higher than it is with RIE.
6	Q. Oh, it's higher than it is?
7	A. Oh, wait. I'm sorry. I was looking at
8	aluminum gate. Which are you referring to: A
9	general statement for aluminum or polysilicon gate?
10	Q. For the polysilicon gate.
11	Let me re-ask the question.
12	Does Wong teach that the defect density
13	for plasma etching is significantly lower than the
14	defect density for reactive-ion etching?
15	A. No.
16	Q. Why not?
17	A. Well, the plasma etch 60 mil dot on
18	polysilicon gate is 26 per centimeters squared. If
19	you look at the edge of the field oxide with RIE,
20	it's 19, and if you look at the edge on the gate
21	oxide, it's 88. I don't think that's a clear



conclusion.

- Q. Okay. If you turn to page 10 Figure 2,
 I think you can see the distinction between 2a, 2b,
 and 2c.
 - A. (Reviewing document). Yes.
 - Q. So is it fair then to say that the second line of Table 1 on page 12 describing plasma etching and Figure 2b, with reference to Figure 2b, is comparable to the fourth line in that table which is describing reactive-ion etching with reference to Figure 2b?
 - A. (Reviewing document). Well, the descriptors are a little confusing because it appears to compare RIE the fourth line to plasma the second line edge on gate oxide to 60 mil dot. I think they are the same thing. And the conclusion from that could be that 26 is notably less than 88.
 - Q. In your experience, does plasma etching cause fewer defects than reactive-ion etching?
 - A. I don't have any direct experience comparing them because most of the time people do, where I've -- where I've been involved, it's all RIE. So we don't look at plasma etching because you



can't define things with it.

Does it make sense that it would be

3 less? The answer to that is yes because

4 reactive-ion etching imparts tens or hundreds of

5 volts of ion energy to the plasma species that are

6 doing the etching and, therefore, they have a lot

7 | more kinetic energy to impart and do damage.

8 Whereas, plasma etching is typically lower energy

9 | ions, considerably lower.

- Q. What do you mean when you say you can't define things with plasma etching?
- A. It's not directional. It's not an anisotropic.
 - O. Oh.

10

11

12

13

14

15

16

17

18

19

- A. By definition, plasma etching means you don't bias the substrate where the wafer is to accelerate DC the ions so they have hundreds of volts, for example, of energy when they do the etching. That's how you get anisotropy.
 - Q. Okay.
- A. So basically plasma etching is irrelevant here. Irrelevant to the technology.



1	Q. Dr. Rubloff, did you draft the
2	declaration by yourself?
3	A. The declaration was drafted by the
4	attorneys and my specification. We had talked to
5	all of these issues and well, part of it, part of
6	the text was drafted and then I came in. And we sat
7	for hours and looked through it and went through
8	every line to decide, am I comfortable with that?
9	But it was my decision what those statements were.
LO	Q. And when were you
L1	A. I needed somebody to help write this
L2	thing.
L3	Q. Sure. When were you first retained to
L4	work for Samsung on these IPRs?
L5	A. My guess was six months ago, but I
L6	don't know.
L7	Q. Okay.
L8	A. Something like six months.
L9	Q. Probably a little longer than six
20	months since your declaration is dated
21	December 16



A.

Oh.

- 1 Q. -- 2014.
- A. Yeah. Then I've -- then I've put it in the back of my memory.
- Q. Okay. You don't remember what exact date you were retained?
- A. No. No.

8

9

10

11

12

13

14

15

16

17

19

20

21

- Q. Okay. I want to just --
- A. For the drafting of the declaration, when I said that there was help coming from the attorneys to draft it, I'm talking about the typing. We had gone through all the arguments. I decided what it should say. I asked them to put it in the right order because otherwise from a legal point of view, it may be hard to follow. And then we went through it in great detail.
- I guess I was confused by what you meant "drafting." I didn't type the first version.
- 18 Q. Sure.
 - A. But I directed it.
 - Q. I want to ask you another question, kind of returning back to Doshi. And this is about, you know, the issue of the nitride layer 30 and



whether it remains on the sidewalls of the gate 1 2 electrode. 3 Let me refer to you the right section 4 of the patent. 5 The step is described at column 9 beginning at around line 56, extending through 6 7 column 10 line 3. And I understand it's your opinion that 8 9 the etch process described here would etch away 10 certain portions of the nitride layer, but would 11 leave some of the nitride layer on the sidewalls of 12 the gate electrode; right? That's your opinion; 13 correct? 14 Α. Yeah. The etch process will remove the 15 nitride from the horizontal regions and leave nitride on the sidewall. 16 17 If you -- if the nitride -- does Ο. Okav. 18 the amount of nitride that is removed depend on the 19 specific parameters of the nitride etch process? 20 The nitride that's removed from the Α.



Ο.

Yes.

sidewall?

21

- A. Well, the proper way to ask that question is to ask whether the anisotropy depends on the parameters of the process.
 - Q. Okay.
 - A. Right? Because you're going to remove from the -- from the horizontal areas at the source/drain and at the top of the gate, and you're going to remove a lesser amount from the sidewall because it's directional etching.

But directional by how much? So what's the etch rate ratio sideways compared to vertically? And that will depend to some extent on the details of the process you use.

For example, the possible -- the gas chemistry. So the ions that are involved. The voltage, the self-bias voltage that determines what the ion energies are when you're etching and pressures then and things like that.

Q. So it is possible to have an anisotropic etch that will remove the entire nitride layer including the portions that are on the sidewall of the gate electrode; correct?



- A. That would be called an isotropic etch because the nitride was put down by a CVD process that puts the same thickness on the sidewall as on the top and the bottom. So if you say that it removes everything from the sidewall when you're clearing the bottom, that means the horizontal and vertical etch rates are the same. That's called an isotropic etch.
- Q. But if you extend that -- if you were performing an anisotropic etch and you extended that etch for a longer period of time, wouldn't you remove then the material on the sidewalls?
- A. Well, if you have a vertical etch rate of a hundred and you have a side -- a horizontal etch rate of one and you over-etch by a factor of a hundred, eventually you'll get there, but that's not a relevant condition. I mean, it's not -- it's not what people do.

People use timed etches in the worst-case and institute process sensors to tell when they're done with the etching. It's called endpoint detection in etching. You can measure



5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- optical emission from the plasma that changes when you clear the nitride or other techniques to do that.
 - Q. When you're -- when you have a very thin layer of nitride, how do you control the amount of nitride material that's left on the sidewalls?
 - A. I don't understand the question.
 - Q. Well, when you're performing an etch, there's a certain amount of tolerance in the etch; correct?
 - A. Well, generically speaking, anything has that, but I still don't understand the question.
 - Q. So if you had a thin layer of nitride and your intent was to keep some of that nitride on the sidewall, are there certain precautions that you would need to take to make sure that the material left on the sidewall was intact?
 - A. Was in fact?
 - Q. Intact.
 - A. Intact. I don't -- this is a hypothetical example where, from what you asked, the only issue is, I start with thin layer nitride on



the sidewall.

1

2

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- Q. Right.
- A. Can I prevent it from ever being

 4 etched? I just don't understand the context of the

 5 question.
 - Q. Is it your opinion that in every case where you have anisotropic etch of a nitride layer --
 - A. Isotropic.
 - Q. Anisotropic.
 - A. Okay.
 - Q. In every case where you're performing an anisotropic etch of a nitride layer covering a gate electrode structure and the diffusion regions to the sides of that gate electrode structure, that anisotropic etch of that nitride layer will leave some material on the sides of the gate electrode, some nitride material on the sides of the gate electrode?
 - A. If you have an anisotropic etch and you clear the horizontal surface, for example, at the diffusion region, then as long as you stop at about



5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- the point where you've cleared it or 10% over-etch or something like that, you will have something, have nitride left on the sidewall.
 - Q. Okay. But if you continue to etch past the point of simply just removing the nitride on the horizontal regions, you potentially would remove the nitride material that's left on the sidewalls; correct?
 - A. The question was asked and answered already.
 - O. And what was the answer?
 - A. The answer was that if you have an anisotropy of -- I gave the example of one to a hundred. So a hundred times faster on the vertical direction than on the sidewall, you would have to etch a very long time, a huge over-etch that is far beyond what anyone could possibly make the mistake of doing, in order for that low rate of one on the sidewall to remove the same initial thickness of film produced by the nitride CVD process.
 - Q. In your experience with anisotropic etches, what is the typical ratio of the vertical



etch as compared to the horizontal etch?

A. It depends very much on the process. Some processes are -- I mean, you can -- you can easily find, you know, two to five or 10 as an anisotropy ratio, but you have DRAM capacitor structures in all of these devices that have trans-capacitors that have aspect ratios of a hundred.

So now you're talking about very high anisotropy of order of a hundred or more.

- Q. Okay.
- A. So it can be very high, and it's not just a question of the distribution of impinging ions this way and this way. There's much more reactive-ion etching chemistry involved because a part of the etching in the vertical direction can lead to the formation of films on the sidewalls that further suppress the sideways etching. So it depends on the ion -- ion chemistry.
- Q. Okay. But the range is -- there's a wide range?
 - A. There's a wide range.



1 Okay. And that range that you gave is Ο. 2 roughly two to five to one to one hundred? 3 Yeah, something of that order. 4 If the range was two to five, then you Ο. 5 would not need to extend your anisotropic etch that long to remove the material on the vertical 6 7 sidewall; correct? Well, you know that you need, let's 8 9 say, a hundred seconds to do the etch on the 10 diffusion region. So if it's five, you have to do 11 500; right? You're not going to make that kind of 12 mistake. One of ordinary skill would never do that. 13 I'm sorry. I'm not sure if I got the Ο. 14 math right. 15 You said if you needed a hundred 16 seconds and the ratio was two to five, you would 17 need to do 500 seconds? 18 If the ratio was five. Α. 19 Right. 0. 20 You'd need to do 500 seconds. Α. 21 Okay. If the ratio was two to five, 0.



how much time would you need?

200 to 500. 1 Α. 2 Ο. So --3 Α. But --4 Ο. -- 250 seconds? 5 Yeah, something like that. But no one Α. is going to do this. You know you want a sidewall 6 7 there. That's what the invention of Doshi is about and --8 9 Ο. But -- sorry. 10 Α. -- in '997. 11 Did you say that the invention in Doshi O. 12 is about forming those sidewalls? 13 It's part of what's done. Α. 14 O. But it's not mentioned anywhere in the text of Doshi? 15 16 We talked about that already. Α. 17 Ο. Right. 18 I think it's very clear that that's Α. 19 what Doshi is doing. 20 I understand. But you said 0. I know. 21 that that's what the invention of Doshi is about. 22 Α. Right.



1	Q. And I just want to make sure I
2	understand it because it's not actually mentioned
3	anywhere in the text of Doshi; right?
4	MR. MUKERJI: Objection to form.
5	THE WITNESS: I'll have to
6	continue to disagree about whether Doshi teaches it
7	properly.
8	MR. CHEN: Okay. Okay. Let's
9	take a quick break and then let me just review my
10	notes a little bit. It shouldn't be long. Five
11	minutes.
12	(Recess - 5:41 p.m 5:47 p.m.)
	(Recess - 5:41 p.m 5:47 p.m.) THE REPORTER: Exhibit 8.
12 13 14	_
13	THE REPORTER: Exhibit 8.
13 14 15	THE REPORTER: Exhibit 8. (Document marked, for
13 14	THE REPORTER: Exhibit 8. (Document marked, for identification purposes, as Rubloff Exhibit No. 8.)
13 14 15 16	THE REPORTER: Exhibit 8. (Document marked, for identification purposes, as Rubloff Exhibit No. 8.) MR. MUKERJI: Are you moving to a
13 14 15 16 17	THE REPORTER: Exhibit 8. (Document marked, for identification purposes, as Rubloff Exhibit No. 8.) MR. MUKERJI: Are you moving to a different declaration?
13 14 15 16 17	THE REPORTER: Exhibit 8. (Document marked, for identification purposes, as Rubloff Exhibit No. 8.) MR. MUKERJI: Are you moving to a different declaration? MR. CHEN: I am.
13 14 15 16 17 18 19	THE REPORTER: Exhibit 8. (Document marked, for identification purposes, as Rubloff Exhibit No. 8.) MR. MUKERJI: Are you moving to a different declaration? MR. CHEN: I am. MR. MUKERJI: Before you do that,



cross on the '997 patent complete? 1 2 MR. CHEN: Yes. 3 MR. MUKERJI: Okay. I have just a 4 couple of questions for him on that patent. 5 EXAMINATION BY MR. MUKERJI: 6 7 Ο. Dr. Rubloff, I'd like you to pull out what had been marked as Exhibit 3 earlier today, and 8 it's titled "The Errata, Declaration of Gary W. 9 10 Rubloff, Ph.D." 11 Mr. Chen had marked that earlier today, 12 and I'm not sure if the discussion really got to it. 13 Can you just tell us what this errata 14 is, please, sir? 15 There's a paragraph in the -- in my Α. 16 declaration for the '997 patent that we just talked 17 about, and the paragraph mistakenly refers to the --18 in paragraph 11 the '893 patent and the filing date 19 in 1996, and it really should have been talking 2.0 about the corresponding '997 patent with a 1999 21 filing date in that paragraph 11. 22 It was just a clerical error probably



1 because of copying from one to the other.

Q. In conducting your work on the '997 patent, did you apply this information about the '893 patent, or did you use the '997 patent information that you described in this paragraph?

A. No. I used the '997 information, but I can imagine, you know, having -- having talked about these issues and deciding what I thought was the appropriate position for me to take on these issues and which of the prior art publications to use in my declaration, I then needed help to -- to type these things in and give me something to work with.

And I can easily imagine that knowing there were three things, there's a lot of duplication of paragraphs between the three declarations, and I can easily imagine someone copied it. I don't know who typed this stuff. But copied it and didn't catch the change from that one. And looking through them took a long time and I just missed it.

MR. MUKERJI: Pass the witness.

EXAMINATION



1 BY MR. CHEN: 2 So, Dr. Rubloff, I asked the court 3 reporter to mark as Exhibit No. 8 your declaration submitted in connection with Samsung's IPR of the 4 5 '244 patent. Please take a brief moment to look over 6 this document. I just want to make sure this is 7 8 your declaration. 9 Α. (Reviewing document). MR. MUKERJI: Counsel, while he's 10 11 doing that, just as a housekeeping matter, so are you restarting the exhibits for each different 12 13 patent or are we -- what's the plan? I'm continuing using. 14 MR. CHEN: 15 I mean, this is 8. So. 16 MR. MUKERJI: Okay. 17 I don't -- I mean, I MR. CHEN: 18 only introduced one exhibit I think for his 19 background, his CV. So. That's fine. I just 20 MR. MUKERJI: 21 want to make sure everyone is on the same page. 22 THE WITNESS: (Reviewing



1 document). Okav. 2 BY MR. CHEN: 3 And so this is your declaration Ο. 4 submitted in connection with Samsung's IPR for the 5 '244 patent; correct? 6 Yes, this is my declaration. 7 And does this declaration contain any Ο. and all relevant opinions you have regarding the 8 9 issues related to Samsung's IPR for '244 patent? 10 Α. Yes. 11 Do you have any opinions regarding Ο. 12 issues relevant to Samsung's IPR of the '244 patent 13 that were not included in your declaration? 14 MR. MUKERJI: Objection to form. 15 THE WITNESS: You're talking about 16 Samsung's petition? 17 BY MR. CHEN: 18 Ο. Yes. 19 So I think I've seen that, but I 2.0 haven't really read it. I've concentrated on my 21 declaration.

Do you have any opinions regarding the



Ο.

1 validity of the '244 patent that were not included 2 in your declaration? 3 Α. No. 4 Ο. Are you aware of any errors or 5 omissions in your declaration? 6 Not at this time. Α. 7 All right. 0. Unless we find one. Another typo. 8 Α. 9 (Laugh). 10 THE REPORTER: Exhibit 9. 11 (Document marked, for 12 identification purposes, as Rubloff Exhibit No. 9.) 13 BY MR. CHEN: 14 Ο. Okay. I've asked the court reporter to 15 mark as Exhibit 9 patent number 6,150,244 titled "Method For Fabricating MOS Transistor Having Raised 16 17 Source and Drain." 18 You referred to this exhibit as the 19 '244 patent for this deposition. 20 Did you read the '244 patent? 21 Α. Yes. 22 When did you first read the '244 0.



1 patent?

2

3

4

5

6

7

9

10

11

12

13

14

15

16

17

18

19

2.0

- A. Well, I guess it was more than six months ago. (Laugh). Maybe a year ago.
 - Q. After you were retained by Samsung to work on these IPRs?
 - A. Yes.
 - Q. And you understand the '244 patent?
- 8 A. Yes.
 - Q. Okay. What would you say is the point of novelty of the '244 patent?
 - A. Well, if I believe, as I do, that there is prior art which describes all the claims and invalidates the patent, then it's hard for me to call it novel, but the claim is and it's purported to be novel in the domain where the prior art would also be considered novel, I consider novel in prior art, and it's a prescription for how to form a shallow junction.
 - Q. A shallow junction. Is that the same thing as a raised source and drain?
- A. It's the goal of a raised source and drain. A goal of a raised source and drain.



Ο.

A. Well, I think what's more important is to understand what's the motivation for the shallow junction.

What is a raised source and drain?

- Ion implantation, the standard technique or conventional doping techniques, don't allow the design of source and drain profiles to be as shallow and, therefore, as high performance as one would like.
- So for quite some time the community has been looking for ways to form very shallow junctions. We have conferences about that that have been going on for decades now.

And so I think that the raised source and drain provides a vehicle, as described in this patent and in the prior art, for producing dopant atoms above the crystalline silicon surface that can then be allowed with proper thermal treatment to diffuse shallowly into the crystalline silicon surface.

And so if you imagine that I look at what the drain and what the source look like, it's



2.0

- silicon that's heavily doped or reasonably doped, and if I had some of that above the crystalline surface in the form of polysilicon with dopants, that would be a very nice source for essentially contact doping from that raised source/drain, looks like a raised source/drain -- looks like a source/drain material into the crystalline silicon.
 - Q. Okay. So what you're saying is that the raised source/drain refers to the dopant or impurities that are above the silicon substrate that are then subsequently diffused into the substrate to form the shallow junction following a heat treatment; is that --
 - A. Yes.
 - Q. So the raised source/drain doesn't actually refer to the source/drain that is then ultimately formed in the substrate; correct?
 - A. No. The raised source/drain is the source part -- I'm sorry for using "source" in two ways -- is the part which is above the crystalline silicon surface.
 - Q. Okay. And that is how you understand



the term "raised source/drain" as it is used in the 1 2 '244 patent? 3 Α. Yeah. It says -- it says here, for 4 example, in '244. 5 "There is plenty of room for improvement in the fabrication of metal oxide 6 7 devices having raised source and drain electrodes." Which paragraph are you looking at in 8 Ο. 9 your declaration? 10 Α. Oh, that's the end of 17. 11 And the '244 patent describes or claims Ο. 12 a process for fabricating a semiconductor device; 13 correct? 14 MR. MUKERJI: Objection to form. 15 BY MR. CHEN: 16 Let me re-ask that. Ο. 17 The '244 patent claims a process for 18 fabricating a semiconductor device comprising a 19 raised source and drain; correct? 20 That's what claim 1 says. Introduction Α. 21 to claim 1. 22 And claim 1 lays out a sequence of 0.



- 1 steps for that process; correct?
 2 A. No. It lays -- lays out a list of
 3 steps involved in that process, but not a sequence.
 - Q. Okay. So it's your --
 - A. Not necessarily a sequence.
- Q. Okay. So is it your opinion then that claim 1 does not list a sequence of steps for that process?
 - A. It lists a set of steps that are part of that process, but it does not tell uniquely what the order of that is. So I can't say sequence.
 - Q. Is that true for every limitation of claim 1?
 - A. You mean for each of the forming, forming, --
- 16 Q. Yes.

5

9

10

11

12

13

14

15

19

20

21

- A. -- when you say "limitation"?
- 18 Q. Yes.
 - A. No. There are some that you couldn't switch around. I mean, you couldn't randomly change these, but there is flexibility that would have been known to one of ordinary skill.



- Q. Okay. Some of these steps or limitations have to be performed in a specific sequence; correct?
 - A. Well, normally would be performed in a specific sequence. I don't -- I don't at this point have alternative ways to move some of them around --
 - Q. Okay.

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- A. -- in mind.
- Q. Your opinion that some of these limitations can be performed out of their listed order is limited to the limitation beginning with "removing a top portion of said fourth dielectric layer" and then the subsequent limitation "forming on the substrate a pattern second resist layer"; correct?
 - A. Yes.
- Q. Okay. As far as you understand, the rest of the limitations or steps in claim 1 should be performed in their listed order; correct?
- A. (Reviewing document). I'm just looking through it one more time to be sure. Yes.
 - Q. And generally when we're talking about



a semiconductor process, the order in which the 1 2 different steps in the process are performed will 3 affect the structure of the device that's being 4 manufactured; correct? 5 MR. MUKERJI: Objection to form and also outside the scope. 6 THE WITNESS: Well, what you get 7 depends on how you do it. In a general sense, yes. 8 9 BY MR. CHEN: 10 Ο. So the sequence in which you perform a 11 list of steps will affect the resulting structure 12 that is being manufactured; correct? 13 MR. MUKERJI: Objection to form 14 and also to scope. 15 THE WITNESS: There are cases 16 where the order might be changed and changes in 17 structure would be minimal. So I wouldn't make a 18 blanket statement that you always change the 19 structure by changing the order. 20 BY MR. CHEN: 21 But in most cases, if you change the Ο. 22 order, you will change the structure?



1 MR. MUKERJI: Same objections. 2 THE WITNESS: I don't know how to 3 audit "most." I can think of cases where it won't 4 change it. 5 BY MR. CHEN: 6 Okay. For example? Could you give me 0. 7 an example? A laminate structure. Suppose I want a 8 9 laminate structure of -- I'm going to put a thin 10 film structure in place maybe for optical 11 interferometry applications, or something like that, 12 and I have AB, AB, AB or ABC, ABC, ABC. And I could 13 switch some of those, and it wouldn't make any difference. 14 15 But the structure of what you're Ο. 16 laminating would be different, though. Whether it 17 makes a difference or not is a different issue; 18 right? 19 I need to think about this. I Α. Yeah. 20 mean, a question like that --21 I'm not trying to --Ο. 22 -- asks for speculation that -- that Α.



- requires some dreaming to think about whether there are exceptions or there are examples that could be given.
 - Q. All right. Sitting here today then, can you -- you cannot think of a situation where changing the order of the steps in a semiconductor manufacturing process does not affect the ultimate structure of what you're manufacturing?
- 9 MR. MUKERJI: Objection. Outside 10 the scope.
- THE WITNESS: I don't agree with
 that because your suggestion is that I cannot think
 of that. I would need to think pretty hard to see
 if I can think of an example.
- 15 BY MR. CHEN:

5

6

7

8

17

20

21

- 16 Q. Okay.
 - A. And I probably could think of one.
- 18 Q. But you would need to -- let me ask it
 19 like this.
 - Have you provided an opinion in your declaration about whether changing the order of steps in a semiconductor process will change the



3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

- 1 | structure of a device that's being manufactured?
 - A. Well, how much change in structure should I use as the metric for answering yes or no?
 - Q. Any change in structure.
 - A. Well, does that mean an angstrom of change in the thickness of one of the layers? Does that mean what?
 - Q. Did you provide an opinion in your declaration about whether changing the structure -- order of steps in a process will change the structure of the manufactured device?
 - A. I don't think so. I think I provided an opinion that there are ways in which you can -- you can meet the claims here in the '244 patent with different orders of claim -- of the two components in claim 1.
 - 0. Okay.
 - A. I can make that structure and, whether it looks a little bit different or not, it satisfies all of the components of claim 1. So I can change the order.
 - MR. MUKERJI: Gentlemen, I don't



1	mean to interrupt this fascinating discussion, but I
2	think we have hit seven hours. So we have sucked
3	the marrow out of the day. Is that about right? We
4	hit seven hours, Madam Court Reporter?
5	I don't want to deprive anyone of
6	a minute, you know, but
7	MR. CHEN: You know, it's okay. I
8	don't want to put you on the spot. I think we're
9	close. We'll continue this tomorrow. It's going to
10	be just as fascinating tomorrow as it is this
11	evening. So.
12	MR. MUKERJI: All right. Everyone
12 13	MR. MUKERJI: All right. Everyone have a good evening.
13	have a good evening.
13 14	have a good evening. (Signature having not been waived,
13 14 15	have a good evening. (Signature having not been waived, the taking of the deposition adjourned at 6:10 p.m.,
13 14 15 16	have a good evening. (Signature having not been waived, the taking of the deposition adjourned at 6:10 p.m., to reconvene Wednesday, August 19, 2015, at 9:00
13 14 15 16 17	have a good evening. (Signature having not been waived, the taking of the deposition adjourned at 6:10 p.m., to reconvene Wednesday, August 19, 2015, at 9:00
13 14 15 16 17 18	have a good evening. (Signature having not been waived, the taking of the deposition adjourned at 6:10 p.m., to reconvene Wednesday, August 19, 2015, at 9:00 a.m.)
13 14 15 16 17 18 19	have a good evening. (Signature having not been waived, the taking of the deposition adjourned at 6:10 p.m., to reconvene Wednesday, August 19, 2015, at 9:00 a.m.)



1	CERTIFICATE OF COURT REPORTER
2	UNITED STATES OF AMERICA)
3	DISTRICT OF COLUMBIA)
4	I, DENISE D. VICKERY, the reporter before
5	whom the foregoing deposition was taken, do
6	hereby certify that the witness whose testimony
7	appears in the foregoing deposition was sworn by me;
8	that the testimony of said witness was taken by me
9	in machine shorthand and thereafter transcribed by
10	computer-aided transcription; that said deposition
11	is a true record of the testimony given by said
12	witness; that I am neither counsel for, related to,
13	nor employed by any of the parties to the action in
14	which this deposition was taken; and, further, that
15	I am not a relative or employee of any attorney or
16	counsel employed by the parties hereto, or
17	financially or otherwise interested in the outcome
18	of this action. Denise D. Vickery
19	
20	Notary Public in and for the
21	District of Columbia
22	My Commission expires February 14, 2018



1	DEPOSITION ERRATA SHEET
2	
3	Our Assignment No. 173194
4	Case Caption: SAMSUNG ELECTRONICS CO. LTD. vs. HOME
5	SEMICONDUCTOR CORPORATION
6	
7	DECLARATION UNDER PENALTY OF PERJURY
8	I declare under penalty of perjury
9	that I have read the entire transcript of
LO	my Deposition taken in the captioned matter
L1	or the same has been read to me, and
L2	the same is true and accurate, save and
L3	except for changes and/or corrections, if
L4	any, as indicated by me on the DEPOSITION
L5	ERRATA SHEET hereof, with the understanding
L6	that I offer these changes as if still under
L7	oath.
L8	Signed on the day of
L9	, 2015.
20	
21	
22	GARY W. RUBLOFF, PHD



1	DEPOSITION ERRATA SHEET
2	Page NoLine NoChange to:
3	
4	Reason for change:
5	Page NoLine NoChange to:
6	
7	Reason for change:
8	Page NoLine NoChange to:
9	
10	Reason for change:
11	Page NoLine NoChange to:
12	
13	Reason for change:
14	Page NoLine NoChange to:
15	
16	Reason for change:
17	Page NoLine NoChange to:
18	
19	Reason for change:
20	
21	SIGNATURE:DATE:
22	GARY W. RUBLOFF, PHD



1	DEPOSITION ERRATA SHEET
2	Page NoLine NoChange to:
3	
4	Reason for change:
5	Page NoLine NoChange to:
6	
7	Reason for change:
8	Page NoLine NoChange to:
9	
LO	Reason for change:
L1	Page NoLine NoChange to:
L2	
L3	Reason for change:
L4	Page NoLine NoChange to:
L5	
L6	Reason for change:
L7	Page NoLine NoChange to:
L8	
L9	Reason for change:
20	
21	SIGNATURE:DATE:
22	GARY W. RUBLOFF, PHD



AMSUNG V. H	ONE OF MICONE		IIIGE	x: \$4002:29 p.r
	10:09 a.m	17	79:8,9,11	244
\$	54:3	257:10	125:10,	251:5
<u> </u>	10.22	10	12,17	252:5,9,
4400	10:22 a.m	18	126:1,10	12 253:1,
\$400	54:3	214:8	132:2,4	19,20,22
8:16	10:49 a.m	226:4,9,	149:16	254:7,10
	75:3	10	167:9,13	257:2,4,
(11	19	235:1	11,17
		22:20		263:14
(.	132:3	138:2,7	2,000	
(14)	138:8	234:20	220:9	25
200:21	169:3	264:16	221:3	46:15
(30)	170:1,6		20	215:7
200:22	178:6	1977	19:7	250
200 22	199:1	17:4	30:22	130:10
	207:11,17	1980	55:7	247:4
1	249:18,21	18:5		247.4
	11:05 a.m	10.3	108:5,12	26
1	75:7	1985	177:12	171:8
	/5:/	17:13	214:10	199:12
12:21	12	1006	20-minute	216:16
13:1,4	93:6	1986	123:13	234:18
79:8,11	138:7,9	17:13		235:16
149:20	214:13	25:7	200	
232:19	227:5	34:12	247:1	27
233:8	232:18,19	1987	2013/2014	145:9
235:6	233:8	18:16	14:14	148:6
257:20,			11.11	150:10
21,22	235:6	1992	2014	20
258:7,13	125	16:3	238:1	28
259:18	46:15	19:18	2015	145:9
263:16,20	10.15	1993	2015	162:16
	12:15 p.m	69:14	264:16	163:4
1%	124:11	09.14	22	216:13,
31:13	14	1994	169:4	17,19
10	179:8	20:8	170:9,14,	217:6,11,
11:5,6	195:22	70:19	15 171:7	14,22
163:19			214:3,7,	218:17
179:5,10	15	1996	10	219:1,9
201:8	108:5,12	249:19	10	20
	137:21	1999	23	29
202:4	158	249:20	191:18	153:4,5
210:21			192:1	154:10
235:1	234:1	1:09 p.m	24	215:7
239:7	16	125:2	24	2:09 p.m
245:4	213:22		170:15	162:22
10%	216:14		171:7	102.22
244:1	237:21	2	214:11	2:29 p.m
711.7	· –			162:22




DAMOUNG V. 11				IIIUEX. Za.
2a	198:17	189:21		5:41 p.m
235:2	199:5	195:13	5	248:12
2b	203:22	201:14		5:47 p.m
148:2	204:5,14	203:6,8,	5	248:12
235:2,7,	208:15	12,18,20	142:13,	210112
10	209:9	204:2,18	15,20	
10	219:10,14	205:4	149:17	6
2c	221:18	208:17		
235:3	226:8,9,	3h	221:14,16	6
	12,14,20		222:9	159:19,21
	227:6,7,	178:8	228:17	160:2,5
3	17 238:22	3i	232:17	
		201:19,21	233:6	163:4
3	31	211:18	5,770,498	187:22
79:8,11	153:5		212:18	222:9
125:14,	210:21			6'
16,19	32	4	50	164:10
126:5,14	158:1,2		93:6	6 150 044
142:6		4	220:13	6,150,244
189:12	32a	130:19,21	50%	253:15
195:19	219:7	131:2	89:13,19	6,277,720
201:10	37	149:16,17	91:10	160:2
220:20	182:4	179:5		
225:22	203:15,20	213:17	500	60
227:1		214:2	246:11,	189:12
239:7	3:16 p.m	217:1,4	17,20	233:19
249:8	188:15	219:17	247:1	234:2,17
249.0	3:38 p.m	220:10	5000	235:14
30	188:15	221:14	18:15	60/40
176:14		221.14		175:20
177:20	3a	40	51	
178:7	163:13	202:5	163:12	600
179:8	164:2,7,	217:2,4	52	8:17
180:1,10,	10 165:21	227:1	164:1	220:9
20 181:3	170:4	40.760	104.1	221:3
184:22	3d	40/60	55	65
185:10		175:19	164:1	177:10
186:21	195:19	400	56	
187:9	196:2	220:14	239:6	66
188:20	3f		239·U	176:5
189:7,20	195:11,15	46	57	221:14
190:12,20	206:20	220:10	168:18	6:10 p.m
191:16	2	47	59	264:15
193:2,15,	3g	228:21		204·13
193.2,13,	177:11		172:15	
194:5,21	178:5,9	4:51 p.m	5:03 p.m	7
	179:20	228:10	228:10	
196:4	183:19,22			7
				7



V. HOME S	EMICOND	UCTOR		Index: /'adopted
		218:9	access	actual
22	9	219:18	214:14	139:14,22
		220:4,6	217:8	
		227:19		add
9		247:10	accomplish	64:13
	7:10	249:1,16,	55:16	80:11
20 19	9:12	20 250:2,	accurate	136:10
21	3:17	4,6	210:1	141:2
	9:5			224:12
	3:10,	9:00	achieve	addition
12	,15	264:16	86:22	22:1
90-d	egree		224:8,15,	
	7:9	7	21 225:15	additional
	7.5	A	acid	129:21
90s			191:10	130:3
10	:3 28:2	A-12		address
997		200:13	acids	40:15
	6:3,12,	a.m.	94:10	42:19
20		264:17	acquainted	118:6
	7:13,20	204.17	19:10	130:4
	8:11,20	AB	17 10	150:4
	9:11,18	261:12	act	229:6,9
		ABC	187:9,18	229.0,9
	0:6,7	261:12	188:5	addressed
	1:4,13,	201.12	199:5	185:4
	,19,22	ability	acting	addressing
	3:1	8:2 34:20	14:22	153:5
	4:13	157:18	197:13	
	7:22	223:17	197.13	191:3,6
	5:14	absolutely	activate	adequate
	9:10,	-	217:20	130:8
	,15	183:14	activation	- 31
⊥•∠	2:4,18	abstract	32:10	adhesion
15	3:1,7,	143:4		42:1
10	160:6,	229:17	227:12	adjourned
10	161:15	230:15	active	264:15
16	2:7	231:9,21	32:11	a a d
17	7:7		119:9	adjust
	8:17	academia	163:7	222:21
	0:16	69:14	189:17	adjustable
18	2:10	academics	216:18	36:16
18	6:13	70:20		161:21
18	7:8		activities	
	9:22	accelerate	14:1,6	adjusted
	0:5	236:17	acts	36:15
	8:4	accepted	101:6	adopted
		57:19	189:9	32:15
				36:12
20	7:21 2:22			



	LOFF, PHD Volu HOME SEMICON			August 18, 2015 Index: advancedarea
advanced	ALD	42:6	31:21	117:19
20:4,11	29:3	analogy	32:19	120:7
21:18	187:21	92:12	33:3	121:5
26:13		92.12	35:16	122:3





SAMSUNG V. H	IMSUNG V. HOME SEMICONDUCTOR			index: areasbeginning		
147:8	245:7	6:21 7:10	background	based		
155:8,15		a b b a see a see a	72:20,22	23:11		
217:7	aspects	attorneys	73:1	h - m² m - 1 1		
220:8	17:17	237:4	74:2,7,14	basically		
	18:7 43:8	238:10	76:10,15	78:4		
areas	45:2 47:5	atypical	108:4	100:16		
74:4	134:17	218:3	251:19	107:15		
240:6	208:11			191:1		
argue	assembling	audit	bad	193:14		
209:13,14	40:12	261:3	144:6	236:21		
argument	assignment	August	bandgap	basis		
57:21	67:14	264:16	109:14	15:6		
	07.14	availabilit	Daman	22:7,13		
83:2,10	assume	y	Barner	65:21		
arguments	202:8	37:5	32:17	143:19		
238:11	aggumod	37.5	barrier	la a ta alla		
arrive	assumed 68:22	average	119:22	batch		
	00.22	44:6	120:2,5,	77:21		
132:6	assumption	90:17	6,10,11,	78:1		
art	7:16	136:5	13,14	battery		
49:10	ASTL	aware	121:4,11,	29:5,9		
118:8	26:13	76:19	21 122:1,	•		
130:6,7	20.13	128:17	2,4,5,10,	beam		
132:7	atom		15,18	25:11		
134:12,21	206:12,19	129:6	123:4	95:15		
160:10,11	atomic	253:4	150:2	97:1		
184:14	23:17	axis	156:21,22	98:19,21		
186:14	29:7	223:6	176:20	99:3,4,7		
196:3	29.7		190:20	107:10		
215:3,9	atoms		191:2,11	beams		
216:2	85:12	В	193:10,20	95:8		
250:10	112:21		194:3,17			
254:12,	121:20	bachelor's	195:2,5	Becker		
15,17	255:17	135:13	196:8,11	212:19		
255:16	0 h h 0 m =	h a al-	190:6,11	213:15		
	attempt	back	197.6,13	214:1,5,		
ashing	207:18	53:1 54:4	9,20,21	16 216:5		
101:19	attempts	69:10	199:5	219:16		
asks	107:5	75:8	200:14	220:9		
261:22	attention	109:9	200:14	222:2		
		125:9	441·19,41	225:18		
aspect	23:1	149:5	barriers	228:12		
43:7,9	128:3	183:11	41:22	232:12		
47:9 50:8	195:5	192:20	bage	beginning		
98:5	197:5	203:3	base	29:21		
105:2	212:11	211:19	44:22	39:21		
134:22	attorney	238:3,21	45:6	45:11		



SAMSUNG V. F	SAMSUNG V. HOME SEMICONDUCTOR			Index: beginsbusiness		
137:21	bigger	bold	208:1	168:9		
176:5,13	207:20	68:18	219:20	broadest		
190:15	biomaterial	bombard	break	150:12		
210:21	s	84:18	7:20,21			
214:2	24:19		50:18,21	broadly		
217:1,4		border	52:21	57:19		
239:6	biomems	158:20	54:1	broke		
259:11	24:19	159:6	75:14,18	163:3		
begins	bit	borderless	76:8			
138:8	24:1 33:2	158:4,6,	77:15	brought		
162:15	47:1	8,10	108:13	34:14		
192:1	61:20	159:9	124:10	68:17		
199:12	65:2 76:4		162:18,20	73:15		
213:17	83:7	Bordonaro	189:2	130:10		
222:9	96:10	16:6	207:16	build		
	97:20	18:12	228:8	106:8		
behaving	139:8	boron	248:9	building		
200:1	180:8	190:21		23:19		
beneficial	199:11	192:10	breakdown	29:5		
179:9	202:3,7,9	193:10,	110:14			
benefit	205:12	16,20,21	112:9	builds		
56:18	206:10	199:1	briefly	178:18		
81:16	210:19	bottom	168:19	buildup		
139:14,	211:1,12,	29:11	bring	183:7		
16,21	20 212:1,	43:15	73:6			
140:8	4,7,10	90:5,8,22	73.0	built		
230:2	248:10	175:15	bringing	35:13		
	263:19	180:2	73:11	bump		
benefits	blanket	241:4,6	88:2	107:17		
138:3,5	148:20		157:20	bunch		
141:13	260:18	boundary	broad	67:20		
231:5		166:9	29:17,18	143:15		
Bernie	BLC	BPSG	54:14	160:15		
34:19	200:20	179:8	118:11			
35:10	201:4,19	186:11	150:14	buried		
	202:3,7,9	190:22	152:9	225:7		
bias	bled	192:5,7,	153:17	Burlington		
182:20	96:9	15,20	154:3,13	16:6		
236:16	hlorus	193:4,21	157:5	18:12		
big	blowup 204:2	194:6,21	broad-brush	21:20		
47:10		195:21	36:22	22:12		
49:22	board	196:8,20	30.44	26:15		
107:17	12:7	197:11	broader	32:18		
195:4	128:4	199:10,19	95:19	69:20		
203:2	213:9	200:3,21	153:21	business		
234:3		201:16	154:4	Dustiless		
1						



69:4	cap	54:20	causing	6,10,20
buy	31:12	57:5 71:6	32:10	changed
- 16:10	capabilitie	80:21	caveat	14:17,21
	s	carries	111:17	72:15
	19:13	58:3,10		260:16
C	25:8		Center	
		carry	14:18	changing
California	capability	17:20	centered	15:6
10:3	67:19	38:18	48:18	36:12
	106:7	40:4		39:7
all	136:9	carrying	centimeters	43:13
13:5 24:1	capable	63:6	234:18	141:22
35:2 36:3	65:16	03.0	central	167:6
52:12		case	16:9	260:19
56:10	capacitants	10:2	18:13	262:6,21
57:10	41:17	11:19	141:18	263:9
61:18	capacitor	12:15,18		channel
68:14	28:12	15:20	CEO	
87:1	89:3,4	25:6	67:14	217:7,11
100:13	245:5	48:12	challenge	223:9
121:11	243.3	68:10	50:2 88:4	229:9,14
122:17	capacitors	87:11	30.2 00.4	channelling
254:14	49:5	166:19	chamber	223:5
	184:11	217:17	57:6,7,9	
alled	annital	243:6,12	58:1	characteris
5:5 16:8	capital 97:3		chambers	tic
22:4	91.3	cases	38:20	110:1
26:12	capping	9:21,22	50.20	141:19
29:7	30:22	10:6,10,	change	143:17
34:18	a	17 11:2,	42:21	characteris
50:12	car	10,12	46:20	tics
85:3	137:19	12:4,5,8	71:19	206:1
88:18	carbon	24:12	72:6 73:9	
100:15	138:22	57:3 89:8	110:17	characteriz
102:5	aarc	260:15,21	164:12	ation
107:9	care	261:3	167:9	43:10
111:6	85:18	casually	180:8	61:7,17
115:19	career	109:20	205:22	71:14
125:4	48:22		224:4	78:2
165:5	aana £1	catalytic	225:9	79:14
166:4	careful	23:1	250:18	characteriz
209:5	81:11	catch	258:20	ations
241:1,7,	102:2	250:18	260:18,	42:14
21	Carolina	∠30 • ±0	21,22	47.14
	38:11	caused	261:4	characteriz
amera		54:13	262:22	е
5:15	carried	79:15	262:22	27:19
	52:3	230:3,8	403.4,	



SAMSUNG V. III	OME SEMICONE	DUCTUR	muex. cm	aracterizingciose
characteriz	240:15	13,18,20,	163:7	156:15
ing	245:15,19	21 127:7,	177:12	clean
72:19	Chen	18 128:9	202:2	21:18
122:16	5:8,13,17	129:20	210:18	
ala a sama		130:19,22		22:5,8
charge	6:11,18,	135:16	circuits	24:15
16:6	21 9:17	142:13,18	119:12	32:20
156:12,18	13:2	147:19	cite	79:13,15
charged	15:22	159:19,22	185:21	138:21
136:12	20:20	162:21		cleaning
	27:5,22	163:1	cited	25:10
chart	35:5 38:1	173:1	160:6	139:12
65:7	43:21	185:7,16	claim	
chemical	45:8,13	187:4	149:16,20	cleanliness
23:12	46:6	188:16	182:10	32:3
25:9	50:16,19,		254:14	clear
42:13	22 52:16	210:2,11	257:20,	6:8 39:18
54:13	54:2,4,5	212:16	21,22	73:22
64:8	56:4,19,	228:7,11	258:7,13	76:13
83:12	21 59:4	248:8,18,	259:18	153:8
84:12,16	60:8	21 249:2,	263:15,	178:2,15,
86:20	61:12,19	11 251:1,	16,20	19 180:1,
	62:21	14,17	10,20	
100:11	65:13	252:2,17	claimed	14 181:2
104:12,15	68:19	253:13	149:20	183:13,14
120:11	72:4,17,	257:15	claims	185:5
122:9,17,	21 73:4,	260:9,20		186:9
22 140:6	13,20	261:5	130:6,7	204:12
156:11,16	74:6,14,	262:15	254:12	206:15,17
157:19	21 75:10,	264:7	257:11,17	234:21
173:10,	13 77:9	chip	263:14	242:2
17,18	78:15	106:5	Clara	243:21
191:6	80:5	100.2	52:11	247:18
chemically		choice		cleared
83:21	81:4,20	209:7	clarificati	216:15
139:2	107:6	217:16	on	244:1
169:19	108:14,16		64:11	211.1
109.19	109:8	choose	clarify	clearing
chemicals	112:3	35:21	7:15	241:6
94:10	114:21	152:8	27:6,13	clerical
101:18	115:10,14	chose	63:12	249:22
ahomi at	117:10	49:10	64:13	ムサフ・ムム
chemistry 20:14	118:12		73:16	close
	120:21	chosen		26:18
61:4	123:10,	72:12	clarity	27:10
87:6,7,16	12,14,17,	86:21	53:18	155:12
135:20	19 124:5,	219:16	54:7	221:2
137:4	9 125:8,	circuit	154:19	264:9
172:12				



-12		100.10		000.10
closed	collaborato	129:18	compatibili	207:17
97:13	rs	237:8	ties	263:15,20
closely	90:14	comment	43:20	composed
141:14	colleagues	195:9	compatible	169:16
211:5	32:18	commercial	104:6	composite
218:7	34:22	22:10	compensate	170:1
loudy	90:14	35:7	44:18	-
16:22	collimated		222:22	composition
	107:22	common	223:16	61:9
cluster		99:13		133:7,20
16:12,16	column	109:4	compensated	134:2
18:16	149:17	114:10,11	8:12	compound
32:4 35:3	162:16	215:12,17	compensatio	174:3,16
38:19,22	163:4,22	communicati	n	·
39:13	168:18	ng	8:15	comprised
52:4	172:15	90:13		198:12
56:11	176:5,13		complete	comprising
57:4,10,	177:10	community	8:3 127:1	149:21
14,21	179:5	255:10	129:10	257:18
58:3,10	189:12	company	249:1	gammu. + a.v.
CMOS	190:11,	48:10	completely	computer 55:4 72:3
41:1	14,15	67:6	7:8 13:14	55.4 /2.3
46:16	191:18	comparable	42:16	conceivably
116:1	192:1	235:8	102:8	139:5
73.50	199:12	233.0	121:22	173:22
CMP	201:8	compare	completenes	174:1
104:16,	202:4	130:5	s	concentrate
18,19	210:21	136:13	11:21	211:5
105:4,15,	213:17	235:13	11.71	211.3
22 106:6,	214:2	compared	completion	concentrate
12,21 107:5,11	217:1,4	33:21	101:10	d
107.5,11	220:10	88:14	177:12	202:21
co-advisor	221:14,16	111:9	complicated	252:20
70:15,17	222:9	120:16,17	21:11,15	concentrati
202	239:5,7	240:11	56:10	on
139:2	columns	245:1	67:15	166:6,10,
	72:16		88:3,6	11
coating	combined	comparing	110:10	167:11,16
137:16	57:16	235:20	218:11	168:10
collaborate	62:8	comparisons		
i		118:7	component	concentrati
16:5 21:3	combines		161:16,17	ons
	95:21	compartment	194:2	165:2
collaborati	comfortable	alize	207:15	concern
ons	47:20	81:11	components	183:1
18:10	┰/・ ∠∪		170:2	



concerted	conferences	119:11	constructio	20 212:1,
67:8	255:12	122:12	n	4,7,8,10
07.0	255.12	157:18	153:6,9,	219:20,22
conclude	conferring	164:17	13,20	256:5
91:12	76:7			250.5
181:12	confidentia	165:11	154:6,12,	contacts
210:9		connection	20 155:3,	103:21
	1	7:3 15:12	20 156:6,	220:1
conclusion	19:3	126:2,11	8 157:4,	
231:18,20	confidentia	179:6	14 158:2	contents
234:22	lity	251:4	162:6	131:21
235:15	18:20	252:4	177:11	context
conclusions	10.20	252.4		47:18
	confidentia	connotes	construed	
128:7	lly	54:19	113:16	115:8
condition	18:19		145:14	116:10
79:7		consensus	227:19	117:5,19
93:18	configurati	78:20	consumed	120:19
241:17	on	consequence		123:6,22
241.1	39:1	193:18	175:14	145:14,18
conditions	configurati	193.18	consuming	148:18,21
25:15	_	consequence	10:21	149:1,9
110:14	ons	s		152:4,18,
172:7	215:17	66:5,6	contact	22 155:7
	confirms	79:22	71:8	158:7,10
conduct	184:3	91:3	131:3	
75:20	101.3		145:20	159:16
conducting	conformal	133:2	146:4	162:6
	29:6	193:12	158:11,17	198:4
158:21	161:16	consequent	159:3,12	227:19
250:2	204:10	227:9	178:8	243:4
conductive				aontouta
153:11,14	conformalit	considerabl	180:2,3	contexts
154:13,15	У	Y	192:19	95:5
	87:2,9	236:9	195:20	continue
155:1,22	88:22		199:11,15	77:1
156:3	89:10	considerati	200:20	102:7
157:7,16,	92:13	ons	201:5,11,	244:4
17		19:14	12,15	
conductivit	conformally	considered	202:3,6,	248:6
	193:2	62:17	7,9 203:8	264:9
У 156:4	confused	134:11	204:3,6	continued
130.4	238:16		201:3,0	23:8
conductor	Z30.T0	150:11	206:4,7,	125:4,7
41:11	confusing	165:13		
110:19	235:12	216:1	8,13,16	continues
		220:3	208:1	138:9
conference	conjured	254:16	210:13,	
	91:2		14,19	continuing
13:22				0 - 1 - 1 /
13:22 14:5 66:2	connected	constant 86:10,12	211:2,3,	251:14



DAMOUNG V. FIC	JIVIE SEIVIICONDO		IIIdex. 60	nunuouscovere
continuous	coordinate	151:12,16	228:15	44:13
17:5	146:19,22	153:2,11	229:4,22	49:13
continuousl	coordinates	160:7	230:8,13	65:19
	146:17	163:8,11	232:8	136:1
y 23:15	140.17	165:14	239:13	248:20
23.15	copied	170:6,9,	240:22	249:4
contrast	250:17,18	14 171:21	242:10	
84:13	copper	172:2,15,	244:8	coupled
control	41:22	18 174:11		34:15
10:22	42:8,22	175:1	252:5	46:3
20:4,11	42.0,22	176:10	256:17	215:18
	copying	180:21	257:13,19	court
30:15	250:1	181:19	258:1	7:8 13:3
31:8,12	corner	182:1,3,	259:3,15,	56:17
32:2	140:18	7,15	19 260:4,	125:22
242:5	141:3	183:20	12	126:4
controlling	179:19	184:9,22		131:1
20:17	180:7	185:11	correction	142:19
aontmol-		190:8,13	24:18	160:1
controls	181:10	191:18,21	correctly	212:17
31:1	182:6	192:2,5,	119:10	251:2
controversi	183:6	8,15		253:14
al	201:18	197:22	corresponds	264:4
218:16	corners	198:9,10,	189:22	
convenient	179:9,12	12,13,15	219:17	cover
51:13	181:18	199:6,7,	cost	76:2
	Componetion	16,20	51:21	100:3
59:2,6	Corporation	200:4,7		150:14
convention	5:19,20	200:4,7	costs	153:18
57:19	7:2 16:8	12 205:1	37:2,20	154:3,14
conventiona	correct	207:1	Council	155:3
1	20:22	207:1	16:7	157:5
179:22	34:1 37:9			171:7
183:4	39:21	210:15,19	counsel	coverage
	45:3 47:9	211:3,14	6:6 75:19	87:3
215:3,8	57:1	212:8	76:1,7,	88:9,10,
216:1	58:21	213:21	10,13,14	11,18
255:6	90:1	214:3	248:22	89:1,9,
conventiona	117:22	216:7,20	251:10	11,14,20
lly	120:15	218:5	count	90:5,9,10
189:15	126:15	219:3,11	91:14	91:10,14
	128:12	220:10,		91.10,14
converted	129:12	14,20	counterpart	covered
174:22	130:13	221:3	16:16	6:3 88:15
175:5	131:22	222:5,9	couple	90:4
		223:14		157:13
converting	133:22		11:22	137 113
converting 174:15	133:22 134:13	224:9,15, 22 227:20	11:22 40:17	162:5



SAMSUNG V. H	OME SEMICOND	JUCTUR	index. cov	eringdeclaration
172:4	166:11	113:5,6	238:5	250:8
204:22	arratallino	137:17	249:18,21	decision
	crystalline 193:12	141:6	3-4-3	237:9
covering		145:22	dated	237.9
194:21	223:3,6,	173:3	237:20	decisions
196:4	10	174:5,8,	David	16:10
200:9	255:17,19	13 187:21	5:22	declaration
224:18,19	256:2,7,	189:15	day	6:8 73:22
225:11,12 243:13	20	204:10	6:15 23:9	74:5,12,
243.13	CT	207:14	66:4	17 76:6,
covers	200:20	241:2	228:18	16,20
128:7	201:4	244:20	264:3	126:1,5,
184:18	202:13	aa	204.3	
amaata	gummom b	CVS	days	11,15,17 127:1,9,
create 176:9	current 9:7	14:2	18:4 26:6	
		cycle	55:5	14,21
230:11	14:13,15	57 : 5	65:1,2	128:7,12
created	89:11	. .	67:12,15	129:4,7,9
72:7	106:5	cyclotron	76:4 99:5	130:1
229:4,13	110:9,12,	215:19	106:3	131:9
230:18,20	13 117:14		164:19	132:3
232:13	currents	D	D.C.	143:1
	110:11		DC	145:10
creating	112:10	-	236:17	148:5
35:1		damage	deal	150:11
155:4	curriculum	139:6	69:6 80:4	160:22
227:13	13:4	141:10,15	105:4	185:22
critical	CV	145:4	132:21	186:6
18:7	13:6,12,	179:9,14,	203:2	195:12,14
25:18	13 19:17	21 181:3,	doola	200:12
78:12	24:18	10,18	deals	203:21
	251:19	182:6,13	133:1	204:17
cross	CT TD	183:1,4	decades	208:16
6:8 249:1	CVD	229:4	255:13	228:22
cross-	17:10	230:13,	December	237:2,3,
examination	20:13	17,20	237:21	20 238:8
6:4,7	23:19	231:14	237.21	248:17
7:3,5	26:4	232:4,6,8	decent	249:9,16
74:1	29:3,6	236:7	111:14	250:11
75:21	31:5	damaged	decide	251:3,8
76:3,15,	38:17	182:1	55:22	252:3,6,
19	41:7		237:8	7,13,21
	83:14,16,		431.0	253:2,5
cross-	19,20	9:15	decided	257:9
	84:13	13:14,15,	160:17,19	262:21
examine				
examine 74:11	86:16	16,21	238:11	263:9
		16,21 14:5,12 15:8	238:11 deciding	263:9



declaration	defines	demagnifyin	122:3,4	13,15
s	36:9	_	123:5,21	13,15 174:10
72:19	148:21	g 96:21	123.3,21	214:9
74:16	140.71	90.21	depends	214.9
75:22	definition	demand	10:14	deposition
76:3	53:21	39:4	37:11	6:3 7:2
250:16	57:2	demanding	57:2	8:17
250.10	114:2	103:4	60:19	23:12,17
declared	116:18		64:20	25:10
204:20	117:20	demands	87:11	29:6,7
deep	118:14,	39:7	101:13	31:5
89:8	16,19	demarcation	112:6	40:10
168:17	120:13,	49:19	130:14	42:12,13
100.17	15,17		188:6	43:9 44:1
deeply	121:2	demonstrate	240:2	45:2 47:6
223:9	122:4	63:11	245:2,19	48:1 50:7
defect	123:1	density	260:8	52:19
138:6,12	132:6	138:6,12	doniated	54:16,20
140:9,10,	152:17	140:9,11,	depicted 45:18	55:19
13,22	153:19	13,22		57:1,4,6
143:14,21	156:14	143:15	189:21	58:20
233:10,12	163:18	175:10	203:18	62:2,7,12
234:4,12,	198:3	215:20	205:4	75:21
234·4,12, 14	236:15	233:10,12	207:11	77:2
14	4-6:-:-:	234:4,12,	depicting	83:12
defects	definitions	14	208:19	84:3,6,
32:10	50:20		doniation	11,20
141:17	96:8	department	depiction 209:8	85:21
143:11,21	116:10	19:21	209.0	86:1,3,8,
229:10,13	117:5	165:9	deposit	10,12,18,
230:3,7	degradation	depend	88:5	21,22
232:13	31:22	39:10	104:9	89:15,21,
235:18	142:21	87:5	106:17,19	22 90:6
define	143:6	113:9	113:2	112:16
49:9 90:3	229:19	188:3	deposited	113:2
138:17	232:1	239:18	84:2	161:16
143:9	2	240:12	86:5,9,15	174:5,8
143:9	degrades		91:15,21	192:14
159:5	143:10	dependency	106:15	219:10
163:7,21	degree	26:5	168:15	221:2
	48:16	dependent	168:15	253:19
165:18	49:13,15	149:16		264:15
215:14	134:5,20		215:2	
231:10	135:13,14	depending	220:8,12	deprive
236:1,11	136:7,21	47:18	depositing	264:5
defined		113:17	23:4	depth
	delay	116.10		
65:20	79:13	116:10 117:5	86:16	61:8



AMSUNG V. H	AMSUNG V. HUME SEMICUNDUCTUR			derivativediffici
135:19	designing	develop	14,21	165:4
222:19	88:4	29:15,20	31:1,16	245:6
225:6	217:16	30:6	34:6 35:8	257:7
derivative	designs	31:14	39:20	dielectric
23:18	91:2	34:3 35:6	43:4	108:18
23.10	134:3	37:9,14	44:21	109:5,10,
describe	134.3	40:22	46:8,10	22 176:22
16:22	desire	67:6 97:6	47:21	191:17
45:9	41:21	100:15	51:3	259:12
58:15	desired	developed	54:13	
200:13	214:13		71:7	dielectrics
214:5,17		31:2,3 97:12	102:8	42:3
describes	detail		104:4	109:13,20
182:8	13:19	105:4,14	114:19	differ
190:12	64:13,14	107:11	115:8,9	167:17
193:1	129:16,22	137:14	116:1	107.17
214:1	130:3	developing	117:19,21	difference
	169:22	15:16	119:9	86:17
216:5	171:5	37:12	137:13	92:4,20
222:3	185:15,18	43:3	144:22	134:4
254:12	208:8	45:10,21	147:22	141:22
257:11	238:15	46:7 47:9	164:14	149:7
describing	detailed	65:8	165:22	152:3,5
66:13	164:22	106:7	166:13,	154:11
157:10	104.22	132:19	14,17	165:3
173:20	details		167:7	166:13
190:12	59:3	development	201:22	261:14,17
235:6,9	87:20	15:13,21	216:18	a: ee
a	130:13,	18:15	257:12,18	differentia
description	15,17	21:13,19,	260:3	150.14
21:9	208:4	20 26:15	263:1,11	158:14
77:19	209:20	33:14,22		differentia
148:18	218:12	35:19	devices	te
189:12,13	220:4	36:1,10,	17:19,21	169:19
190:19	240:12	14 40:19	24:21	differentia
208:20	3	44:20	30:20	
212:9	detection	80:22	32:21	ted
descriptors	241:22	81:5,11	33:11	81:21
235:12	determine	deviation	35:21	82:1
a	31:4 86:8	79:19	36:1	differently
design	determined		41:19	44:4
16:11	227:10	device	89:6	112:19,22
37:6 61:2	44 / · 10	19:11	102:4,6,	209:2
87:22	determines	26:10	20 103:9	4; ff:1+
136:12	161:18	28:21	118:11	difficult
217:16	188:4	29:16,22	141:4	47:14
	0.40 7.5	30:3,12,	142.16	58:17
255:7	240:16	30 3 7 12 7	143:16	80:3



SAMSUNG V. H	AMSUNG V. HUME SEMICUNDUCTUR		index: diπicuitydomair	
105:13	dimensions	directors	distance	13:9,10
147:16	87:13	14:22	114:12	125:11,15
209:14	104:22	44 4	188:8	126:9
4: EE:1	117:17	disadvantag	44	127:3
difficulty	4114-	e	distances	130:20
121:1	dioxide	82:15	188:11	131:6,7
diffuse	41:12	disagree	distinction	142:14,20
168:3,9	42:2	248:6	96:18	149:1
255:19	111:7,15	discern	110:5	150:3,5
diffused	112:10	141:21	124:6	159:20
256:11	113:7		235:2	163:16
250.11	169:17	disciplines	distinguish	177:4
diffusing	174:22	132:12	35:17	178:5
190:22	175:5	137:7	62:4,10	179:3
diffusion	direct	disclose	02.4,10	182:17
41:22	24:14,15	172:17	distinguish	190:18
121:20,21	26:21	228:12	ing	199:13
122:5	27:14,15	232:12	98:8	201:13
145:13	76:18	232.12	distracting	202:14,16
149:22	95:16	disclosed	60:10	211:16,18
150:13,15	235:19	191:10	00.10	212:14
150:13,13	a:	208:11	distributio	213:18
156:11,17	directed	213:14	n	214:7
158:5,12	38:13	discloses	140:18	218:10,14
168:5,12	131:19	191:9	143:18	219:4
171:21	238:19		165:1	221:11,15
172:1	direction	discussed	224:1	228:16
191:2,11	106:10	129:5	245:13	229:8
193:11,	146:21,22	176:8	distributio	231:17
17,20	147:1,3,4	discussion	ns	232:15
195:2,5	155:16	6:7 69:5	87:12	233:2,21
196:7,11	197:16	75:20		235:4,11
197:6,13	244:15	82:5 83:7	division	248:14
197:0,13	245:16	119:3	17:13	251:7,9
9,20,21	directional	128:16	18:9	252:1
		213:16	21:15,17	253:11
199:2,5	227:4	249:12	26:12,14	259:20
200:10	236:12 240:9,10	264:1	34:2	
204:22	240.9,10		35:20	documents
207:3 221:19,21	directly	discussions	68:13	126:8
	15:15	27:21	divisions	131:10
227:11	21:4 34:5	displays	21:19,20	domain
228:14	189:22	10:21	28:3	15:12
243:14,22	208:12		34:10	105:5
246:10	director	dissolve		113:15
dilemma	14:18,20	100:16	document	173:21
55:14	52:10	101:17	12:22	254:15
	J2•±0			



7 (1V100140 V.11	OME SEMICOND	OCTOR		Index: Doneff
Don	225:14	draft	drew	10:3 28:2
16:6	dose	237:1	128:8	earth
18:12	166:21	238:10	drifts	146:6
lopant	167:1	drafted	44:16	
164:12	225:1,9	237:3,6		easier
165:1,16,			drill	63:13
17,20	Doshi	drafting	158:19	146:16
166:5,12,	160:3	238:8,17	159:3	easily
16 167:7,	161:4,6,9	draftsman	driver	63:20
20 168:2	162:12	209:21	35:13	245:4
190:20	163:2,6	drain	49:22	250:13,16
217:17	172:14,17	214:14	driving	0207
220:5	173:13	217:8	16:11	easy 77:6
224:9,15,	177:2	222:3,4	37:2	184:5
22 225:15	178:3,10,	225:19	37.2	104.5
227:9	21 180:18	253:19	dry	ECR
255:16	183:12	254:20,22	23:22	215:19
256:9	184:8,10,		92:12	edge
	18,20	255:1,7,	93:13,15,	141:11
dopants	185:9,22	15,22	22 94:17,	144:9
121:14	186:4,14,	257:7,19	18 100:22	161:19
166:6	20 188:22	DRAM	101:18	179:15
168:3	189:6,21	49:5 89:3	dual	232:3
194:7	190:4,7,	202:2	207:21	234:19,20
217:20	11	210:18	207.21	234:19,20
227:12	192:17,18	245:5	duly	233.14
256:3	204:18	draw	5:5 125:5	edges
doped	206:20	207:18	dummy	147:10
192:10	207:6,10,	207:10	81:17	educational
216:11,	12,20	drawing		136:6
17,18,19	208:3,11	124:6	duplication	
217:6,11	209:10	drawings	250:15	effect
222:3	210:13	178:1		139:11,12
225:19	213:10,13	209:20	E	effective
256:1	219:18,19			139:3
3	238:21	drawn		
doping	247:7,11,	166:7	earlier	effectively
162:2,4	15,19,21	171:3	50:15	206:8
168:6,12	248:3,6	178:16	88:12	211:2
190:9	dot	209:1	92:1	efficiency'
226:17,18	233:19	dream	126:6	s
255:6	234:17	118:13	132:9	76:2
256:5	235:14		184:13	
dosage		dreaming	228:18	efficient
167:6	dots	118:9	249:8,11	39:2
224:21	234:3	262:1	early	effort



DAIVIOUNG V. H	OIVIE SEIVIICONL	JUCTUR	index: enortserrati	
42:7	214:2,6,	elucidation	14:19	environment
efforts	8,18	129:16	24:21	21:14
68:9	215:15	130:9	29:1	32:3 33:3
00.9	216:5,14	embodiment	85:14	34:10
electric	217:15	25:17	168:11,14	35:2
111:3	220:18,20		222:21	40:18
173:10	226:5,10,	168:20	223:18	41:16
electrical	11,15,21,	embodiments	224:3,5,	66:4
14:19	22 227:8,	184:11	20 225:1,	69:22
112:13	15 232:14	emission	2,3,5,14	94:19
117:14	239:2,12	242:1	236:5,7,	101:1
	240:22	242.1	8,18	116:13
119:14	243:14,	emphasis		
137:1	15,17,19	20:10	engaged	environment
140:7			131:18	s
162:3	electrodes	employer	engineer	34:15
191:14	29:8	60:19	37:15	52:4
194:17	148:8,14	employers	44:7 47:4	80:22
electricall	149:3	18:21	48:11,16	epitaxy
У	173:17	-	49:7,20	34:17,18
32:11	257:7	encompassed	60:2,5,14	35:10
164:17	electron	122:18	00.2,5,14	33.10
	95:8	encountered	engineering	equipment
electrode		80:7	40:21	10:19
103:14,	96:22	186:10,13	137:2	16:7
16,20	97:1	194:18	165:6	17:7,18,
115:12,16	98:18,19,			20 18:1
138:4,17	21 99:7	end	engineers	37:5
140:19	121:12	29:8,21	31:2 45:1	38:18
141:9,10,	156:12,18	39:9,21	64:8	40:2,20
20 144:4	215:19	85:16	136:17,19	48:11,16
148:12,14	electronic	86:15	ensuring	49:20
150:1	17:3,6	101:8,9	118:22	87:21
155:10,		177:1,3		97:4
12,15	electronics	257:10	enter	135:20
158:18	10:22	endpoint	60:1	137:3
159:4	109:18	241:22	87:22	215:18
161:19	electrons	241.22	entered	213.10
163:11	95:18	ends	66:14	equivalent
176:10	98:14	32:9	70:20	150:21
179:17	114:9	onomactia		era
183:9	157:19	energetic	entering	88:12
184:2	164:21	182:22	194:7	00.17
	104.71	183:6	entire	errata
186:12	elements	energies	28:20	125:13,19
189:8	134:1,2	240:17	39:19	126:5,14,
			37.17	1 7
194:22	ماريم المحدد الم		47:20	17
194:22 196:5	elucidated	energy	47:20 240:20	127:14,22



SAMSUNG V. H	SAMSUNG V. HUME SEMICUNDUCTUR		index: errorexcellen	
129:1,6,9	107:17	etchback	96:2,14	84:14
249:9,13	144:10	44:1 57:9	97:5,14,	85:8,9,10
	146:1	107:9,12,	16 98:6	
error	159:10	13,19	100:22	evening
158:20	176:20	108:1	101:10	264:11,13
178:16	177:13,22		102:10	eventually
203:12	178:12,22	etched	138:16,19	241:16
204:16	179:7,13	143:22	139:7	
207:6,8	180:1,5,	144:8	141:9	evolution
208:14,	6,21	169:7	144:4,19	17:5
15,20	181:4,9	195:21	145:5	evolutionar
209:2,5	182:14	200:21	158:3	У
249:22	183:16	203:17	161:17	33:15
errors	189:16	209:16	176:20	46:17
129:6		215:2		
204:17	198:18	233:20	182:8,18,	evolve
204:17	199:19	243:4	19,21,22	46:15
	200:4,6,		200:14	evolved
253:4	7,8,13,22	etches	208:15	17:16
essential	203:4,5,7	179:22	209:9	
43:13	205:5,8,	183:5	214:12,21	evolving
130:15,16	16,17,19	196:20	215:5,9,	20:7
	206:12,21	241:19	11,16,21,	EX1009
essentially	207:15,22	244:22	22 221:17	142:6
52:4	209:18	etching	229:4,7,	142.0
86:22	210:12	17:11	9,11	exact
140:5	212:10	23:20,21,	230:4,8,	218:20
150:21	214:5,17,	22 24:1,2	20 231:6,	238:4
182:9	19 219:19	26:5	10 232:14	examination
187:21	233:16	37:14	233:11,	5:5,7
256:4	234:17	40:8 41:8	12,16	· ·
etch	239:9,14,	42:11	234:2,5,	125:4,7
38:17	19	43:8 45:2	13,14	249:5
43:19	240:11,20	47:6 50:7	235:7,9,	250:22
44:14,16	241:1,7,		17,18,22	examined
46:2,18	8,10,11,	55:18	236:4,6,	5:6 125:5
47:22	13,15	57:1	8,11,15,	
48:19,20	242:8,9	58:19	19,21	examiner
	243:7,13,	62:3,7	240:9,17	12:3
49:2,15	16,20	64:2	241:21,22	examiners
54:16,19	244:4,16	92:6,8,9,	245:15,	12:12
55:1,2	245:1	12,16,21	16,18	-
62:12,14,	246:5,9	93:6,11,	10,10	examples
20 63:13	440.5,3	12,13,15,	evaporate	84:14
92:9,10,	etch-stop	17,18,22	85:13	108:1
14,15,22	186:12	94:3,6,8,	88:12	262:2
93:3,8,9	200:1	9,12,17,	evaporation	excellent
104:1	219:20	18,21	25:9	188:1
			49.9	



ARY W. RUBLOFF, PHD Volume I	August 18, 2015
AMSUNG V. HOME SEMICONDUCTOR	Index: exceptionfairly

102:3 109:3,17	32:10 46:4 172:10 174:16 expected 14:2 203:14,16 experience 21:1 22:17 49:14 65:14,21 69:8 74:3 83:16 91:6 132:19	explain 61:20 97:21 226:19 explained 7:10 208:6 explicit 187:3 189:10 190:2 explicitly 177:5 181:1 189:21	extensions 163:21 extent 84:13 147:4 184:3 223:8 240:12 extraneous 78:16,20, 22 79:5	223:2 224:17 242:18 factor 167:9 241:15 factors 87:5 factory 20:1 37:3 39:2,3,8 40:1,2,3 51:15,18 53:10
91:19 exceptions 91:5 92:3 102:3 109:3,17 133:16 262:2 exclusively 59:15 excuse 11:15 201:14 exhibit	172:10 174:16 expected 14:2 203:14,16 experience 21:1 22:17 49:14 65:14,21 69:8 74:3 83:16 91:6	97:21 226:19 explained 7:10 208:6 explicit 187:3 189:10 190:2 explicitly 177:5 181:1	extent 84:13 147:4 184:3 223:8 240:12 extraneous 78:16,20, 22 79:5	242:18 factor 167:9 241:15 factors 87:5 factory 20:1 37:3 39:2,3,8 40:1,2,3 51:15,18
exceptions 91:5 92:3 102:3 109:3,17 133:16 262:2 exclusively 59:15 excuse 11:15 201:14 exhibit	174:16 expected 14:2 203:14,16 experience 21:1 22:17 49:14 65:14,21 69:8 74:3 83:16 91:6	226:19 explained 7:10 208:6 explicit 187:3 189:10 190:2 explicitly 177:5 181:1	84:13 147:4 184:3 223:8 240:12 extraneous 78:16,20, 22 79:5	<pre>factor 167:9 241:15 factors 87:5 factory 20:1 37:3 39:2,3,8 40:1,2,3 51:15,18</pre>
91:5 92:3 102:3 109:3,17 133:16 262:2 exclusively 59:15 excuse 11:15 201:14 exhibit	14:2 203:14,16 experience 21:1 22:17 49:14 65:14,21 69:8 74:3 83:16 91:6	explained 7:10 208:6 explicit 187:3 189:10 190:2 explicitly 177:5 181:1	84:13 147:4 184:3 223:8 240:12 extraneous 78:16,20, 22 79:5	167:9 241:15 factors 87:5 factory 20:1 37:3 39:2,3,8 40:1,2,3 51:15,18
91:5 92:3 102:3 109:3,17 133:16 262:2 exclusively 59:15 excuse 11:15 201:14 exhibit	14:2 203:14,16 experience 21:1 22:17 49:14 65:14,21 69:8 74:3 83:16 91:6	7:10 208:6 explicit 187:3 189:10 190:2 explicitly 177:5 181:1	147:4 184:3 223:8 240:12 extraneous 78:16,20, 22 79:5	167:9 241:15 factors 87:5 factory 20:1 37:3 39:2,3,8 40:1,2,3 51:15,18
102:3 109:3,17 133:16 262:2 exclusively 59:15 excuse 11:15 201:14 exhibit	14:2 203:14,16 experience 21:1 22:17 49:14 65:14,21 69:8 74:3 83:16 91:6	7:10 208:6 explicit 187:3 189:10 190:2 explicitly 177:5 181:1	184:3 223:8 240:12 extraneous 78:16,20, 22 79:5	241:15 factors 87:5 factory 20:1 37:3 39:2,3,8 40:1,2,3 51:15,18
109:3,17 133:16 262:2 exclusively 59:15 excuse 11:15 201:14 exhibit	203:14,16 experience 21:1 22:17 49:14 65:14,21 69:8 74:3 83:16 91:6	208:6 explicit 187:3 189:10 190:2 explicitly 177:5 181:1	223:8 240:12 extraneous 78:16,20, 22 79:5	<pre>factors 87:5 factory 20:1 37:3 39:2,3,8 40:1,2,3 51:15,18</pre>
133:16 262:2 exclusively 59:15 excuse 11:15 201:14 exhibit	21:1 22:17 49:14 65:14,21 69:8 74:3 83:16 91:6	explicit 187:3 189:10 190:2 explicitly 177:5 181:1	240:12 extraneous 78:16,20, 22 79:5	87:5 factory 20:1 37:3 39:2,3,8 40:1,2,3 51:15,18
262:2 exclusively 59:15 excuse 11:15 201:14 exhibit	21:1 22:17 49:14 65:14,21 69:8 74:3 83:16 91:6	187:3 189:10 190:2 explicitly 177:5 181:1	extraneous 78:16,20, 22 79:5	factory 20:1 37:3 39:2,3,8 40:1,2,3 51:15,18
exclusively 59:15 excuse 11:15 201:14 exhibit	22:17 49:14 65:14,21 69:8 74:3 83:16 91:6	189:10 190:2 explicitly 177:5 181:1	78:16,20, 22 79:5	20:1 37:3 39:2,3,8 40:1,2,3 51:15,18
59:15 excuse 11:15 201:14 exhibit	49:14 65:14,21 69:8 74:3 83:16 91:6	190:2 explicitly 177:5 181:1	22 79:5	20:1 37:3 39:2,3,8 40:1,2,3 51:15,18
excuse 11:15 201:14 exhibit	65:14,21 69:8 74:3 83:16 91:6	explicitly 177:5 181:1		39:2,3,8 40:1,2,3 51:15,18
11:15 201:14 exhibit	69:8 74:3 83:16 91:6	177:5 181:1	F	40:1,2,3 51:15,18
11:15 201:14 exhibit	83:16 91:6	177:5 181:1	F	51:15,18
201:14 exhibit	91:6	181:1	F	
exhibit				
	132:19	109.71		
12:21			FAB	65:8 66:5 70:1 72:3
	133:17	190:7	21:10,12,	/U·1 /2·3
13:1,4	134:6,8,	exploratory	13 22:12	fail
125:10,	11,16	22:5	39:14	44:18
12,14,16	135:1,11	ormogo.	51:20	failed
126:1,5,	136:8	expose 214:13	71:21	32:21
10,14	137:9,11	214:13	Eahad aakdaa	128:22
130:19,21	235:17,19	213.0	fabricating	120:22
131:2	244:21	exposed	163:6	129.2
132:2,4		68:9	253:16	failure
142:13,	experiment	137:7	257:12,18	68:12
15,20	80:20	204:6	fabrication	fair
149:16	experimenta	exposure	257:6	27:19
159:19,21	1	95:6,7,	faces	34:6
160:2,5	20:3	15,22	82:6	43:10
163:4		97:15		50:8
212:13.	experimenti	104:1	facility	58:20
15,18,20	ng	TO4.T	22:5,6	64:14
228:17	80:15	extend	24:15	71:13
	experiments	171:8	facing	72:11
233:6	61:2	217:7,14	41:9	110:3
248:13,15	80:17	241:9		
249:8	81:17	246:5	fact	123:4,20
251:3,18	136:12	extended	20:6	130:18
252.10		241:10	41:16	134:19
12,15,18	expert		119:8	152:22
	5:20 9:4,	extending	156:1	210:5
exhibits	11,19	239:6	166:8	235:5
142:9,10,	11:3	extension	183:11	fairly
11 251:12	expertise	165:10,12	186:10	13:14,20
existing	137:14	166:3,4	222:19	22:7 69:1
-		100.3,4		



	OFF, PHD Volum OME SEMICOND			August 18, 201 Index: fallflo
fall	22:14	208:5,17	28:14	6:22
84:19	35:18,19	219:17	29:2	Fish
falls	77:11,14	220:20	32:12	5:22
79:11	109:18	225:21,22	39:6 61:8	3.22
79.11	110:15	227:1	84:2	Fishkill
familiar	111:3	235:1,7,	91:21	18:11
70:22	114:2	10	96:3	21:19
83:11	115:1	figures	112:15	22:13
84:5	116:18	207:7	244:20	26:15
85:20	117:15	207:7	261:10	52:11
92:5	118:11,17	208:9,12	£ : 1	68:16
94:22	119:19		films	69:20
104:12	134:5	210:4	22:15,18,	fit
108:17	213:22	filament	19 23:15	136:16
113:11	216:14	161:13,18	24:11	130.10
118:15	234:19	169:16	245:17	fix
119:4,22		170:1,5	find	44:15
161:3	field-	178:6	52:17	168:8
	effect	181:11	53:1 67:9	flat
amiliarity	115:20	189:19	80:3	
137:3	fields	194:2	147:16	102:14,
ascinating	112:9	198:8,11	150:4	16,17
264:1,10		199:1	160:12,13	103:5
	figure	207:13,16	177:5	189:17
Eashion	42:7		189:5,6	flavors
227:5	66:20	filaments	208:14	25:6
Easter	105:8	161:4,7,9	245:4	flexibility
107:17,18	148:2	168:21	253:8	_
244:14	164:3	169:3,11		37:4
1-	165:21	176:4,8	finding	56:15
ault	170:4,6	179:10	92:2	258:21
56:19	177:11	189:13,	fine	flow
Eeature	178:5,9	14,18	74:3	17:9 18:2
25:12	179:20	190:6	141:8	20:1 30:3
	182:4	193:9	251:20	39:2,8,13
features	183:19,22	filed		43:14
141:18	189:21	7:4	finish	49:18
feel	195:11,		19:8	51:15,18
47:19	13,15,19,	filing	50:20	55:3 66:6
130:4	20 196:2	249:18,21	70:12	71:1,4,9,
E 7 J	201:2,14,	fill	233:1	10,12,18,
Eeeling	19 203:6,	198:17	finished	22 72:5,
76:21	8,12,18,		102:8	7,8,12,
Eewer	20 204:2,	fills	±02•0	13,15
235:18	18 205:4	206:13	finite	73:9,11,
	206:20	film	187:15	15 77:16,
field	207:1	23:4,8	firm	17,19
15:10	- -	43.4,0	T T T III	11,19



SARY W. RUBLO AMSUNG V. HO	•		August 18, 2015 Index: flowsfunction		
70.7 70.2	62.16	2/10 • /	21.4.0	fourth	

81:7,22 68:7 254:17 19 218:5 66:8, 82:21 71:15 255:11 219:2 67:1, 67:1, 27:9 68:16 67:1, 27:9 256:3,12 220:19 68:16 91:3 78:8,17 257:14 256:17 235:8 115:9 80:12 260:5,13 forming 259:1 flows 81:9 formal 131:3 frame 38:11 185:6 formal 133:311 18:5 69:11 133:311 18:5 69:11 133:311 18:5 69:11 133:31 169:11 18:10 69:11 133:31 16:2 16:11 18:12 16:11 18:2 16:2 14:16 18:13 16:2 16:2 19:11 18:12 16:2 17:6 14:17 11:12 19:15,16 16:11 14:176:3 14:14 19:15 16:18 14:14 19:15 16:18 14:14 19:15 16:18 14:14 19:15 16:18 14:14 19:15 16:18 14:44 19:15 16:18 12:13 12:13 12:13 12:14 19:13 18:15 16:11 12:14 12:15 16:14 <	VIOO140 V. 1101V	IL OLIVIIOOIVD	001010	ii id	icx. newsranene
81:7,22 68:7 254:17 19 218:5 66:8, 82:21 71:15 255:11 219:2 67:1, 87:12 72:9 256:3,12 220:19 68:16 91:1 78:8,17 257:14 256:17 235:8 115:9 80:12 260:5,13 forming 259:1 115:9 80:12 260:5,13 forming 259:1 18:13 frame 131:3 frame 131:3 frame 133:11 18:5 69:11 138:3,11 69:11 18:16 69:11 133:11 18:5 69:11 133:11 18:5 69:11 133:11 18:5 69:11 133:11 18:1 18:1 69:11 18:1 19:11 18:1 19:11 18:1 19:11 18:1 19:11 11:1 18:1 19:11 11:1 19:11	78:7 79:2	62:16	248:4	214:9	fourth
82:21 71:15 255:11 219:2 67:1, 87:12 72:9 256:3,12 220:19 68:16 91:3 78:8,17 257:14 256:17 235:8 115:9 80:12 260:5,13 forming 259:1 flows 81:9 formal 131:3 frame 88:1 85:6 70:15 133:11 18:5 flux 95:16 formation 145:13 164:2 167:8 99:15 23:2 149:21 215:1 focus 107:2 96:12,13 150:2,13, frankly 36:1 109:5 159:9 150:2,13, frankly 36:1 111:22 176:14 199:15 14:4 184:17 111:22 176:14 199:15 frankly 42:15 117:6 194:21 247:12 35:21 focused 115:5,13 192:18 247:12 35:21 focusing 119:15,19 199:10,11 259:13 <td< td=""><td>80:9</td><td>64:18</td><td>252:14</td><td>217:8,13,</td><td>49:22</td></td<>	80:9	64:18	252:14	217:8,13,	49:22
87:12 72:9 256:3,12 220:19 68:16 91:3 78:8,17 257:14 256:17 235:8 81:9 80:12 260:5,13 forming 259:1 flows 83:21 formal 131:3 frame 88:1 85:6 formation 138:3,11 69:11 167:8 99:15 23:2 145:13 164:2 focus 107:2 96:12,13 150:2,13, 36:1 164:2 176:14 199:15 23:2 149:21 215:1 focus 109:5 159:9 14 176:3 14:4 14:4 16:3 frankly 36:1 109:5 159:9 14 176:3 14:4 14:4 19:15 14:4 19:15:1 14:4 19:15:1 14:4 19:15 16 6 6 6 6 6 14:4 19:15 14:4 14:4 14:4 14:4 14:4 14:4 14:4 14:4 14:4 14:4 14:4 14:4	81:7,22	68:7	254:17	19 218:5	66:8,18
91:3	82:21	71:15	255:11	219:2	67:1,4,5
91:3	87:12	72:9	256:3,12		68:16
flows 80:12 260:5,13 forming 259:1 88:1 81:9 formal 131:3 frame 88:1 85:6 70:15 133:11 18:5 flux 95:16 formation 145:13 169:11 167:8 99:15 23:2 149:21 215:12 focus 107:2 96:12,13 150:2,13, frankly 36:1 109:5 159:9 150:2,13, frankly 184:17 111:22 176:14 199:15 14:4 focused 115:5,13 192:18 247:12 35:21 42:15 117:6 194:21 258:14,15 full 231:20 118:2 197:12 259:13 8:9 5 focusing 119:15,19 199:10,11 259:13 8:9 5 follow 123:7 210:14 182:10 full follow 123:7 210:14 182:10 fledged 152:1 124:2 211:1,3, 183:14	91:3				235:8,13
## Flows 81:9 Formal 131:3 Frame 88:1 85:6 70:15 133:11 18:5					259:12
Res 83:21 Formal 131:3 Frame 68:1 85:6 70:15 133:11 18:5 flux 95:16 formation 138:3,11 69:11 167:8 99:15 23:2 145:13 164:2 focus 107:2 96:12,13 150:2,13, frankly 36:1 109:5 159:9 14 176:3 14:4 184:17 111:22 176:14 199:15 frankly 42:15 117:6 194:21 247:12 35:21 6cused 115:5,13 192:18 247:12 35:21 42:15 117:6 194:21 258:14,15 full 42:15 117:6 194:21 258:14,15 full focusing 119:15,19 199:10,11 259:13 8:9 5 6010w 122:3 207:14 179:14 full follow 123:7 210:14 182:10 fleeged 196:18 126:21 12,13,22 187:7 <					
flux 85:6 70:15 133:11 18:5 flux 95:16 formation 138:3,11 69:11 167:8 99:15 23:2 145:13 164:2 focus 107:2 96:12,13 149:21 215:1 focus 109:5 159:9 14 176:3 frankly 184:17 111:22 176:14 199:15 frankly 184:17 114:17 191:15,16 199:15 frankly focused 115:5,13 192:18 210:18 freedom 42:15 117:6 194:21 258:14,15 full gal:20 118:2 197:12 259:13 8:9 5 focusing 119:15,19 199:10,11 259:13 8:9 5 focusing 119:15,19 199:10,11 179:14 full focusing 122:13 207:14 179:14 full follow 123:7 210:14 182:10 fledged 152:1 124:2 211:1,3 <th< td=""><td></td><td></td><td></td><td></td><td></td></th<>					
flux 95:16 formation 138:3,11 69:11 167:8 99:15 23:2 145:13 164:2 focus 107:2 96:12,13 149:21 215:1 36:1 109:5 159:9 150:2,13 frankly 184:17 111:22 176:14 199:15 14:4 focused 115:5,13 192:18 247:12 35:21 42:15 117:6 194:21 247:12 35:21 42:15 117:6 194:21 258:14,15 full focusing 119:15,19 199:10,11 259:13 8:9 5 g18:13 120:20 202:6 forms 70:16 follow 123:7 210:14 182:10 fledged 152:1 124:2 211:1,3 183:14 29:9 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8 115:2 68:15 133:4 214:1 22 <	88:1		70:15		
167:8 99:15 23:2 145:13 164:2 focus 107:2 96:12,13 150:2,13, 215:1 36:1 109:5 159:9 150:2,13, frankly 184:17 111:22 176:14 14 176:3 farakly 184:17 114:17 191:15,16 199:15 freedom 42:15 117:6 194:21 258:14,15 full 231:20 118:2 197:12 258:14,15 full focusing 119:15,19 199:10,11 259:13 8:9 5 70:16 218:13 120:20 202:6 forms 70:16 full focusing 119:15,19 199:10,11 259:13 8:9 5 5 218:13 120:20 202:6 forms 70:16 follow 123:7 210:14 182:10 fledged 152:1 124:2 211:1,3, 183:14 29:9 238:14 127:15 212:4 200:10 function for	ux		formation		
focus 107:2 96:12,13 149:21 215:1 36:1 109:5 159:9 150:2,13, frankly 184:17 111:22 176:14 199:15 14:4 focused 115:5,13 192:18 210:18 freedom 42:15 117:6 194:21 258:14,15 full 231:20 118:2 197:12 258:14,15 full focusing 119:15,19 199:10,11 259:13 8:9 5 218:13 120:20 202:6 forms 70:16 follow 123:7 210:14 182:10 fledged 152:1 124:2 211:1,3, 183:14 29:9 238:14 126:21 12,13,22 187:7 186:26 238:14 127:15 212:4 200:10 function 68:15 133:4 214:1 22 118:2 forecasters 135:2 216:4 formulation 155:4 forefront 161:17 245:17 <td< td=""><td>167:8</td><td></td><td></td><td></td><td></td></td<>	167:8				
Social 109:5 159:9 150:2,13, 14:17:3 frankly 36:1 111:22 176:14 14:176:3 14:4 focused 115:5,13 192:18 247:12 35:21 42:15 117:6 194:21 258:14,15 full 231:20 118:2 197:12 258:14,15 full focusing 119:15,19 199:10,11 259:13 8:9 5. 218:13 120:20 202:6 forms 70:16 follow 123:7 210:14 179:14 full- 152:1 124:2 211:1,3, 183:14 29:9 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8, 115:2 68:15 133:4 214:1 22 188:2 forecasters 139:19 219:1,8 138:4 156:2 forefront 161:17 245:17 found 157:9 23:18 163:10 formed <t< td=""><td></td><td></td><td></td><td></td><td>215:10,16</td></t<>					215:10,16
36:1 111:22 176:14 14 176:3 14:4 focused 115:5,13 192:18 210:18 freedom 42:15 117:6 194:21 247:12 35:21 231:20 118:2 197:12 258:14,15 full focusing 119:15,19 199:10,11 259:13 8:9 5 gls:13 120:20 202:6 forms 70:16 follow 123:7 210:14 179:14 full- 152:1 124:2 211:1,3, 183:14 29:9 238:14 126:21 12,13,22 187:7 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8, 115:2 68:15 133:4 214:1 22 118:2 forecasters 139:19 219:1,8 138:4 156:2 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 28:15 162:4 <td></td> <td></td> <td></td> <td></td> <td>frankly</td>					frankly
focused 114:17 191:15,16 199:15 42:15 117:6 194:21 247:12 35:21 231:20 118:2 197:12 258:14,15 full focusing 119:15,19 199:10,11 50mms 70:16 follow 122:13 207:14 179:14 full- follow 123:7 210:14 182:10 fledged 152:1 124:2 211:1,3, 183:14 29:9 238:14 126:21 12,13,22 187:7 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8, 115:2 68:15 133:4 214:1 22 118:2 forecasters 139:19 219:1,8 138:4 156:2 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 28:15 162:4 form 172:19 23:6 160:16 166:7 9:13 176					_
focused 115:5,13 192:18 247:12 35:21 42:15 117:6 194:21 247:12 35:21 231:20 118:2 197:12 258:14,15 full focusing 119:15,19 199:10,11 259:13 8:9 5 218:13 120:20 202:6 forms 70:16 follow 123:7 210:14 179:14 full- 152:1 124:2 211:1,3 183:14 29:9 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8 115:2 68:15 133:4 214:1 22 118:2 forecasters 139:19 219:1,8 138:4 124:7 forefront 16:17 245:17 found 155:4 forefront 16:17 245:17 found 157:9 23:18 163:10 formed 32:5 164:1 5:18 176:4 112:19 180:14	184:17			199:15	
42:15 117:6 194:21 247:12 35:21 231:20 118:2 197:12 258:14,15 full focusing 119:15,19 199:10,11 259:13 8:9 5 218:13 120:20 202:6 forms 70:16 follow 123:7 210:14 179:14 full- 152:1 124:2 211:1,3, 183:14 29:9 196:18 126:21 12,13,22 187:7 29:9 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8, 115:2 68:15 133:4 214:1 22 118:2 forecasters 139:19 219:1,8 formulation 155:4 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 32:5 164:1 form 172:19 23:6 160:16 166:7 9:13 173:16 112:19 180:14 176:1 15:18 184:21 133:22 184:15 190:8	cused			210:18	
231:20 118:2 197:12 258:14,15 full focusing 119:15,19 199:10,11 259:13 8:9 5 218:13 120:20 202:6 forms 70:16 follow 122:13 207:14 179:14 full- 152:1 124:2 211:1,3, 183:14 29:9 156:18 126:21 12,13,22 187:7 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8, 115:2 118:2 68:15 133:4 214:1 22 118:2 forecasters 135:2 216:4 formulation 155:4 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 32:5 164:1 form 172:19 23:6 160:16 166:7 9:13 176:4 115:11,16 183:12 177:8 34:7 186:22 168:21 189:15 190:2 6,				247:12	35:21
focusing 119:15,19 199:10,11 259:13 8:9 5 218:13 120:20 202:6 forms 70:16 follow 122:13 207:14 179:14 full- 152:1 124:2 211:1,3, 183:14 29:9 196:18 126:21 12,13,22 187:7 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8, 115:2 115:2 68:15 133:4 214:1 22 118:2 forecasters 139:19 219:1,8 138:4 155:4 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 28:15 162:4 form 172:19 23:6 160:16 166:7 9:13 176:4 115:11,16 183:12 177:8 34:7 186:22 168:21 189:15 199:19 37:10 186:22 168:21 190:2 6,9,1				258:14,15	full
19:13,13 120:20 202:6 forms 70:16				259:13	8:9 52:6
120:13 120:14 179:14 full-	_		•	forms	
follow 123:7 210:14 182:10 fledged 152:1 124:2 211:1,3, 183:14 29:9 196:18 126:21 12,13,22 187:7 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8, 115:2 68:15 133:4 214:1 22 118:2 forecasters 139:19 219:1,8 formulation 155:4 41:14 147:15 221:22 138:4 156:2 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 28:15 162:4 form 172:19 23:6 32:5 164:1 9:13 176:4 112:19 180:14 176:1 15:18 176:4 115:11,16 183:12 177:8 27:2 32:8 184:21 133:22 184:15 190:8 34:7 186:22 168:21 190:2 6,9,1 45:4,12, 209	218:13				
152:1 124:2 196:18 238:14 126:21 127:15 212:4 200:10 force 129:13 213:20 229:6,8, 115:2 68:15 133:4 214:1 22 118:2 forecasters 139:19 219:1,8 138:4 155:2 forefront 161:17 245:17 formed 172:19 23:18 163:10 173:16 173:17 180:14 177:8 180:14 177:8 180:14 177:8 180:14 177:8 180:14 177:8 180:14 177:8 180:14 177:8 180:14 177:8 180:14 177:8 180:14 177:8 180:19 190:2 190:8 180:11 193:9 194:11 193:9 194:11 193:9 194:11 193:9 194:11 198:7	llow				
196:18 124:2 21:1,3,22 187:7 29:9 238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8, 115:2 68:15 133:4 214:1 22 118:2 forecasters 139:19 219:1,8 138:4 155:4 41:14 147:15 221:22 formulation 155:4 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 28:15 162:4 form 172:19 23:6 160:16 166:7 9:13 173:16 112:19 180:14 176:1 15:18 184:21 133:22 184:15 190:8 34:7 186:22 168:21 189:10 19:19 37:10 186:22 168:21 190:2 6,9,1 43:11 209:11,16 171:6,20 194:1 45:4,12, 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 founding 219:1					_
238:14 127:15 212:4 200:10 function force 129:13 213:20 229:6,8, 115:2 68:15 133:4 214:1 22 118:2 forecasters 135:2 216:4 formulation 155:4 41:14 147:15 221:22 found 157:9 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 28:15 162:4 form 172:19 23:6 160:16 166:7 9:13 176:4 112:19 180:14 176:1 15:18 184:21 133:22 184:15 190:8 34:7 186:22 168:21 189:15 190:2 6,9,1 43:11 199:15 169:3 203:11 193:9 45:4,12, 209:11,16 171:6,20 194:1 17:52:8 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 founding					29:9
force 129:13 213:20 229:6,8, 115:2 68:15 133:4 214:1 22 118:2 forecasters 135:2 216:4 formulation 155:4 41:14 147:15 221:22 formulation 155:4 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 32:5 164:1 form 172:19 23:6 160:16 166:7 9:13 176:4 112:19 180:14 176:1 15:18 184:21 133:22 184:15 190:8 34:7 186:22 168:21 190:2 6,9,1 43:11 199:15 169:3 203:11 193:9 45:4,12, 209:11,16 171:6,20 194:1 17 52:8 212:6,8 185:10 38:14 198:7 58:22 213:20 186:21 founding 219:1 60:7 214:6,17 189:15 14:20 235:2 <td></td> <td></td> <td></td> <td></td> <td>function</td>					function
force 129:13 213:20 229:0,8, 68:15 133:4 214:1 22 118:2 forecasters 139:19 219:1,8 138:4 155:4 41:14 147:15 221:22 found 155:4 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 28:15 162:4 form 172:19 23:6 160:16 166:7 9:13 176:4 112:19 180:14 176:1 15:18 184:21 133:22 184:15 190:8 34:7 186:21 139:15,22 189:10 19:19 37:10 199:15 169:3 203:11 193:9 43:11 209:11,16 171:6,20 194:1 45:4,12, 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 founding 219:1 58:22 214:6,17 189:15 14:20 235:2					
68:15 135:4 214:1 124:7 forecasters 139:19 219:1,8 138:4 155:4 41:14 147:15 221:22 found 157:9 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 28:15 162:4 form 172:19 23:6 160:16 166:7 9:13 176:4 112:19 180:14 176:1 15:18 184:21 133:22 184:15 190:8 27:2 32:8 184:21 133:22 184:15 190:8 34:7 186:22 168:21 190:2 6,9,1 43:11 199:15 169:3 203:11 193:9 45:4,12, 209:11,16 171:6,20 194:1 55:21 212:6,8 185:10 38:14 198:7 58:22 213:20 186:21 founding 219:1 60:7 214:6,17 189:15 14:20 235:2					
forecasters 135.2 210.4 formulation 155:4 41:14 147:15 221:22 138:4 156:2 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 32:5 164:1 form 172:19 23:6 160:16 166:7 9:13 176:4 112:19 180:14 176:1 15:18 184:21 133:22 184:15 190:8 27:2 32:8 185:1,12 139:15,22 184:15 190:8 34:7 186:22 168:21 190:2 6,9,1 43:11 199:15 169:3 203:11 193:9 45:4,12, 209:11,16 171:6,20 194:1 55:21 210:6 172:12 Foundation 195:1 58:22 213:20 186:21 founding 219:1 60:7 214:6,17 189:15 14:20 235:22	68:15			22	
41:14 139:19 219:1,8 138:4 156:2 forefront 161:17 245:17 found 157:9 23:18 163:10 formed 28:15 162:4 form 172:19 23:6 160:16 166:7 9:13 173:16 112:19 180:14 176:1 15:18 176:4 115:11,16 183:12 177:8 27:2 32:8 184:21 133:22 184:15 190:8 34:7 186:22 139:15,22 189:10 19 19 37:10 199:15 169:3 203:11 193:9 43:11 209:11,16 171:6,20 194:10 45:4,12, 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 founding 219:1 58:22 214:6,17 189:15 14:20 235:2	recasters			formulation	
forefront 161:17 245:17 found 157:9 23:18 163:10 formed 32:5 164:1 form 172:19 23:6 160:16 166:7 9:13 176:4 112:19 180:14 176:1 15:18 176:4 115:11,16 183:12 177:8 27:2 32:8 184:21 133:22 184:15 190:8 34:7 186:22 139:15,22 189:10 19 19 37:10 199:15 169:3 203:11 193:9 43:11 209:11,16 171:6,20 194:1 45:4,12, 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 198:14 198:7 58:22 214:6,17 189:15 14:20 235:22				138:4	156:20,21
101 cm 163:10 formed 28:15 162:4 form 172:19 23:6 160:16 166:7 9:13 173:16 112:19 180:14 176:1 15:18 176:4 115:11,16 183:12 177:8 27:2 32:8 184:21 133:22 184:15 190:8 34:7 186:22 168:21 190:2 189:10 19 19 37:10 199:15 169:3 203:11 193:9 43:11 209:11,16 171:6,20 194:10 45:4,12, 210:6 172:12 Foundation 195:1 55:21 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 founding 219:1 58:22 214:6,17 189:15 14:20 235:20				£ 3	
form 172:19 23:6 160:16 166:7 9:13 176:4 112:19 180:14 176:1 15:18 176:4 115:11,16 183:12 177:8 27:2 32:8 184:21 133:22 184:15 190:8 34:7 186:22 168:21 190:2 6,9,1 37:10 199:15 169:3 203:11 193:9 43:11 209:11,16 171:6,20 194:16 45:4,12, 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 190:nding 219:1 58:22 214:6,17 189:15 14:20 235:20			245:17		
form 172:19 23:6 160:16 164:1 9:13 176:4 112:19 180:14 176:1 15:18 176:4 115:11,16 183:12 177:8 27:2 32:8 184:21 133:22 184:15 190:8 34:7 186:22 168:21 189:10 19 19 37:10 199:15 169:3 203:11 193:9 43:11 209:11,16 171:6,20 194:10 45:4,12, 210:6 172:12 Foundation 195:1 55:21 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 1000000000000000000000000000000000000	23:18	163:10	formed		
9:13 173:16 112:19 180:14 176:1 15:18 184:21 133:22 184:15 190:8 34:7 186:22 168:21 190:2 6,9,1 37:10 199:15 169:3 203:11 193:9 43:11 209:11,16 171:6,20 194:1 45:4,12, 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 198:7 58:22 214:6,17 189:15 14:20 235:20 60:7 14:20 235:20	rm	172:19			
15:18 176:4 115:11,16 180:14 176:1 27:2 32:8 184:21 133:22 184:15 190:8 34:7 186:22 168:21 190:2 6,9,1 43:11 209:11,16 171:6,20 194:10 45:4,12, 210:6 172:12 Foundation 195:1 55:21 212:6,8 185:10 38:14 198:7 58:22 214:6,17 189:15 14:20 235:22		173:16			
27:2 32:8 184:21 133:22 184:15 190:8 34:7 186:22 168:21 190:2 6,9,1 37:10 199:15 169:3 203:11 193:9 43:11 209:11,16 171:6,20 194:1 45:4,12, 210:6 172:12 Foundation 195:1 55:21 212:6,8 185:10 38:14 198:7 58:22 214:6,17 189:15 14:20 235:20		176:4			
34:7 185:1,12 139:15,22 189:10 19 19 37:10 199:15 168:21 190:2 6,9,10 43:11 209:11,16 171:6,20 194:10 45:4,12, 210:6 172:12 Foundation 195:1 55:21 213:20 186:21 198:7 58:22 214:6,17 189:15 14:20 235:20 60:7 14:20 235:20		184:21			
37:10 186:22 168:21 190:2 6,9,10 43:11 209:11,16 171:6,20 203:11 193:9 45:4,12, 210:6 172:12 Foundation 195:1 55:21 212:6,8 185:10 38:14 198:7 58:22 214:6,17 189:15 14:20 235:20 60:7 19:15 14:20 235:20		185:1,12			190:8,9,
43:11 199:15 169:3 203:11 193:9 45:4,12, 210:6 172:12 Foundation 195:1 55:21 212:6,8 185:10 38:14 198:7 58:22 214:6,17 189:15 14:20 235:20 60:7 199:15 14:20 235:20		186:22			19 191:4,
45:4,12, 17 52:8 55:21 58:22 60:7 209:11,16 171:6,20 172:12 172:12 172:12 172:12 173:19 193:9 194:10 195:1 195:1 195:1 196:21		199:15			
17 52:8 210:6 172:12 Foundation 195:1 195:1 55:21 213:20 186:21 founding 219:1 160:7 189:15 14:20 225:20		209:11,16		203:11	
55:21 212:6,8 185:10 38:14 198:7 58:22 213:20 186:21 founding 219:1 60:7 189:15 14:20 235:20		210:6		Foundation	
58:22 213:20 186:21 founding 219:1 189:15 14:20 235:20		212:6,8			195:1,2,5
60:7 214:6,17 189:15 14:20 225:2		213:20			
00.7 $14:20$ $225:2$		214:6,17			219:15
		216:17		14:20	225:20
61:15 198:16,18 222:4	01.12		190.10,10		



SAMSUNG V. H	OME SEMICONL	JUCTUR	Inde	x: functionalgod
functional	249:9	186:12	45:10	give
110:2	gas	189:8	67:22	30:17
functionali	55:3	194:8,22	72:22	35:9 38:8
ty	87:12	196:5	73:5	41:5,19
155:19	88:1 91:3	197:21	74:8,15	52:22
133.19	214:19	199:1	77:11	67:14
functionall	240:14	214:2,6,	82:7	76:9
Y	240.14	8,11,15,	114:20	120:18
169:20	gas-phase	18 215:14	115:17	121:7
functioning	174:1,13	216:4,13,	118:5,20,	132:14
197:22	asee.	15 217:15	21 120:15	157:12
197.22	gases 83:21	220:18,20	149:5	211:15
functions		221:1	156:9,14	250:12
114:15	84:1	226:5,10,	234:9	261:6
115:15	87:13	11,14,21	260:8	
116:20	gate	227:8,14		giving
123:9	103:14,	231:10,22	generalizat	59:2
124:4	16,19	232:2,3,	ion	67:13
155:13	115:12,16	14	118:10	121:1
156:5	138:4,17	233:14,19	generally	158:2
157:6,22	140:19	234:8,9,	10:9,17	global
161:13	141:4,7,	10,18,20	36:21	82:16
190:13	9,10,15,	235:14	54:18	
191:8,13	20 143:9,		63:22	goal
	22 144:3,	239:1,12	97:8	37:19
fundamental	4,5,7,11,	240:7,22	109:20	70:1
87:5	13,19	243:14,	114:1,4	254:21,22
fundamental	145:5,7	15,17,18	114:1,4	goals
ly	148:7,11,	Gaussian	118:17	36:18,20
209:3	13,14	224:2	122:1	37:7
	149:2			38:2,3,7
furnace	150:1	gave	259:22	39:10,16
32:20	155:10,	21:8	generation	67:22
		35:15	23:9	07.22
G	12,15	63:10	43:14	good
	159:4	80:6	46:16	5:9 6:19,
	161:19	120:14	67:7	20 32:20
G-a-r-y	163:10,	123:2	106:6	41:5
8:10	18,20	244:13		50:10
gallium	166:3	246:1	generic	64:6 87:9
23:14	170:10	Gee	113:22	88:4,22
30:20	176:10	221:11	generically	102:18
31:6,7,12	179:10,16		242:11	103:6
51.0,1,12	181:18,	general		105:17
Gary	20,22	9:20	Gentlemen	108:15
5:4 8:10	182:7,13,	36:17,20	263:22	111:2,18
32:17	15 183:8	37:7 38:2	geometry	129:17
32.1/		39:10,16	geometry	1/9 • 1 /



SAMSUNG V. H	OIVIE SEIVIICUI	NDUCIUK	ır	idex: gradenigne
136:3	16:15	89:21	head	31:1
146:20	43:5	hand	30:1	heritage
191:14	arour.	56:2 87:4	heads	46:11
193:10	grown 141:5	137:1	16:17	40.11
194:3	141.5	13/.1	10.1/	hesitate
198:9,19,	grows	hands	heal	100:17
21 205:7	175:16	30:1	141:14	hesitation
206:13,16	growth	happen	hear	34:11
221:21	25:9	32:1	7:14	
264:13	28:16	34:21	18:14	hierarchal
	113:7	55:2	59:2	42:18
grade	172:5	67:15	111:18	45:19
68:4,22	172.5	92:3,19	111.10	hierarchy
69:1	Grumman	122:14	heard	39:15
graduate	30:19	140:15	51:5	44:5,22
59:11	31:3	140:15	hearing	45:10,15
60:12	guess	178:17	12:2	66:13
69:8	12:16		12.2	
70:4,5,14	14:16	193:7	heart	high
, ,	16:21	227:12	141:3	24:9
graduated	18:4	happened	heat	28:13
60:6 69:9	19:16	32:7	85:10	31:21
graduates	22:20	69:13	166:19	41:21
59:22	30:17	happening	167:21	87:2 99:5
grain	40:15	20:15	168:1,4	110:16
91:22		58:16	256:12	111:3
	65:11		230.12	117:16
139:6	70:13	59:8	heated	120:15
gratifying	78:18	78:21	55:10	121:8
33:8	80:2	82:7	heating	193:5
groat	111:17	159:11	55:9	215:20
great 169:22	131:17	hard		245:9,12
238:15	154:16	14:4,11	heavily	255:8
∠30·15	161:1	21:21	256:1	hiah
greater	199:14	34:8 49:9	helpful	high-
188:7	208:18	52:9	113:20	aspect-
222:20	237:15	61:10	117:8	ratio
aroup	238:16	117:17	149:13	89:5
group 5:18 6:22	254:2	133:16		high-
26:10	guys	144:13	helping	density
	56:17	148:19	18:13	28:12
31:2	108:6	164:21	helps	higher
42:9,11,	162:18	169:19	77:3	higher
12,13,14	-	238:14	199:7	41:18
70:8 87:2 143:3		254:13		67:20
144:4			HEMT	93:9
143.3	H	262:13		
groups	Н	_ 262:13	30:20,21	105:2
	H half	_ 262:13		



	OME SEMICONE			ighestimplicati
151:11	107:16	15	182:9	226:15,16
152:15	hope	hundreds	identificat	227:1,12
168:5	13:5	182:20	ion	implantatio
224:20		236:4,17	13:1	n
234:5,6	horizon		125:12,16	143:7
highest	39:3,7	hungry	130:21	155:4,6
141:7	horizontal	108:5	142:15	161:20
	86:18	hurting	159:21	166:19
highlight	87:1	37:2	212:15	168:11,14
140:21	89:15,22	hurts	248:15	176:9
highlighted	92:10,15	231:11	253:12	216:6,10
195:3	93:1,8,20	231.11	:	222:16,
highly	106:10	hypothetica	identified	19,21
29:6	146:22	1	41:16	223:4,11
180:4,6	239:15	79:7	identify	224:8,14,
181:4,9	240:6	80:6,8	178:15	20 225:13
182:19	241:6,14	242:21	ILD	227:14
102.17	243:21		176:21	228:2
hired	244:6	I	170.21	229:10,
60:20	245:1		illustrated	14,20
hit	hour		179:20	230:13,19
35:12	8:16,17	IBM	illustrates	231:1,8,
100:7	50:17	16:3,6,8	177:11	19 232:1
264:2,4	162:18	18:11,12		2 255:5
	228:6	19:7	image	implanted
hits		21:16	100:4	155:14,21
100:6	hours	22:22	imagine	156:3
hold	237:7	25:8,21	79:6,7	167:2
170:15	264:2,4	26:14,15	250:7,13,	217:21
232:20	housekeepin	28:2	16 255:21	222:12
h = 1 d =	g	34:10,12		222•12
holder	251:11	40:18	<pre>impact 33:20</pre>	implanting
11:10,15 12:19		41:8	183:6	155:8
12.19	HSC'S	52:10	103.0	implants
hole	75:19	66:1	impart	163:19
131:3	76:14	68:10,12	236:7	164:9
158:13	huge	69:18	imparts	176:4
159:5,12	35:11	70:7,16	236:4	222:4
178:8	41:9 42:6	105:6		225:19
Holt	244:16	idea	impinging	
5:22	hundred	50:10,14	245:13	implemented
	40:17	79:1 80:8	implant	72:2
Home	241:14,16	132:14	166:22	implication
5:19,20	241:14,16	186:7	216:16	<u>4</u> 9:1
7:1,4	244.14	identical	223:7	



DAINISUNG V. H	OME SEMICOND	JUCTUR	muex. implic	ationsintegratir
implication	168:15	37:1	influences	220:7,17,
s	216:6	indicating	183:8	22 221:8,
23:6	222:11	151:11,	informal	10,17
26:19	256:10	15,19	12:2	222:1
27:11	impurity	152:14	12.2	225:20
implied	224:21	132.14	information	226:2,20
179:4	224:21	Indirectly	73:1	227:17
1/9.4	223.14	25:2	77:11	insulation
implies	incidentall	individual	250:3,5,6	108:20
177:9,15	У	38:16	infringemen	
imply	42:21	39:16	t	109:5,11
177:18	include	40:3,5,13	11:13,16	110:1,6,
1//•10	46:9 51:4		11.13,10	7,21
importance		43:5	initial	111:12
78:14	52:6	44:22	60:15	insulator
important	56:22	45:15	61:13	41:12
_	118:9	46:1 47:8	175:19	42:2
78:7,11,	122:9	48:1	244:19	106:9
13 79:17	128:15,22	87:16		121:9
87:16	129:3,21	individuals	initially	141:8
99:6	130:2	21:3	66:16	158:17
134:3,21	146:8		116:16	191:14
135:4,11	included	Indranil	160:13	192:4
193:8	22:3 23:9	5:21	insert	
197:10	25:8	Induced	78:2	insulators
255:2	127:13,21	142:21		109:19
importantly	128:12,14		insight	111:16,17
49:13	130:12,16	Inductively	61:4	112:8,9
161:15	132:18	215:18	132:16	169:18,20
	142:5	industry	insoluble	188:1
impressed	155:19	20:9	100:11,12	intact
69:10	156:6	23:13		242:17,
improper	252:13	36:3	institute	
76:18		65:15,18	31:4	19,20
	253:1	69:10	38:13	integrated
improve	includes	132:14,20	241:20	34:9 35:2
79:1 81:6	47:22	134:8,16,	instruction	39:5
164:13	51:11	22 135:11	75:15,18	51:22
improvement		136:1	•	52:5
39:12	including	137:9	insulating	67:16
257:6	41:22	137.9	109:14	163:7
257.0	55:18,19	inferior	110:2	177:12
	240:21	111:9	112:4	
improving			121:11	integrates
<pre>improving 37:19</pre>	inconvenien	infini+-		
	inconvenien t	infinite	158:4	42:18
37:19 47:8 63:5	t	<pre>infinite 205:11</pre>	158:4 187:22	
37:19				42:18 integrating 64:17



integration 19:22 24:11 251:18 117:13 17:8,9 25:20 interfere introducing 139:6 19:11 interchange 222:15 6:15 143:7 25:5,18 able interferome introductio 161:20 26:11,17, 111:21 try n 166:22 16 28:8, 20:10, interchange 257:20 216:16 14 34:16 ably 176:21 introductio 223:18 37:4,16 96:5 191:17 ns 227:1 49:7,21 108:22 192:4 5:12 229:9,14 66:5,6 109:11,21 internal invalidates 230:13,1 115:9 139:4 254:13 231:1,8 132:11, 41:10,11 internation invention 19 232:2 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5 interpret 184:14 245:19
17:8,9 25:20 interfere introducing 139:6 19:11 interchange 222:15 6:15 143:7 25:5,18 able interferome introductio 161:20 26:11,17, 111:21 try n 166:22 16 28:8, 112:13 261:11 16:21 167:8 20 29:10, interchange interlayer 257:20 216:16 14 34:16 ably 176:21 introductio 223:18 37:4,16 96:5 191:17 ns 227:1 49:7,21 108:22 192:4 5:12 229:9,14 66:5,6 109:11,21 internal invalidates 230:13,1 115:9 t 139:4 254:13 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5 105:5 184:14 245:19
19:11 25:5,18 able 26:11,17, 211:21 16:28:8, 20:29:10, 114:16 37:4,16 396:5 49:7,21 66:5,6 109:11,21 115:9 115:9 115:9 117:10 118:21 119:11 119:11 110,11 110:15 110:16 110:16 110:16 110:16 110:16 110:16 110:16 110:16 110:16 110:16 110:16 110:16 110:10 11
25:5,18 26:11,17, 22 27:9, 112:13 261:11 16:21 16:21 16:22 16:16 14:34:16 37:4,16 96:5 191:17 192:4 16:5,6 109:11,21 115:9 113:21 115:9 113:21 115:9 113:21 111:21 11:10:21 111:21 111:21 111:21 111:21 111:21 111:21 111:21 111:21 11:21 111:21 11:10:10 11:10:21 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:10 11:10:
26:11,17, 22 27:9, 111:21 112:13 261:11 16:21 167:8 20 29:10, 111:21 176:21 178 179:7 180:15 179:7 184:16 17,22 184:16 17,22 184:16 185:5 184:14 185:5
22 27:9, 111:21 try n 166:22 16 28:8, 261:11 16:21 167:8 20 29:10, interchange 257:20 216:16 14 34:16 ably 176:21 introductio 223:18 37:4,16 96:5 191:17 ns 227:1 49:7,21 108:22 192:4 5:12 229:9,14 66:5,6 109:11,21 19 80:15 interconnec internal invalidates 230:13,1 115:9 139:4 254:13 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5 105:5 184:14 245:19
16 28:8, 261:11 16:21 167:8 20 29:10, interchange 257:20 216:16 14 34:16 ably 176:21 introductio 223:18 37:4,16 96:5 191:17 ns 227:1 49:7,21 108:22 192:4 5:12 229:9,14 66:5,6 109:11,21 19 80:15 interconnec internal invalidates 230:13,1 15:9 139:4 254:13 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5 184:14 245:19
20 29:10, interchange ably 176:21 introductio 223:18 37:4,16 96:5 191:17 ns 227:1 49:7,21 108:22 192:4 5:12 19 80:15 interconnec t 139:4 254:13 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 134:16 49:4 71:8 36:5 179:7 240:17 135:5
14 34:16 ably 176:21 introductio 223:18 37:4,16 96:5 191:17 ns 227:1 49:7,21 108:22 192:4 5:12 229:9,14 66:5,6 109:11,21 19 80:15 interconnec internal invalidates 230:13,1 115:9 t 139:4 254:13 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 17,22 46:21 al 168:21 236:5 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5 184:14 245:19
37:4,16 96:5 191:17 ns 227:1 49:7,21 108:22 192:4 5:12 19 80:15 interconnec t 139:4 254:13 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5
49:7,21 108:22 192:4 5:12 229:9,14 66:5,6 109:11,21 19 80:15 interconnec internal invalidates 230:13,1 115:9 t 254:13 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 17,22 46:21 al 168:21 236:5 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5 184:14 245:19
66:5,6 109:11,21 19 80:15 interconnec t 139:4 254:13 230:13,1 115:9 t 139:4 254:13 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 17,22 46:21 al 168:21 236:5 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5
80:15 interconnec 139:4 254:13 230:13,1 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 46:21 al 168:21 236:5 134:16 49:4 71:8 36:5 179:7 240:17 135:5 184:14 245:19
115:9 t 139:4 254:13 231:1,8, 132:11, 41:10,11 internation invention 19 232:2 17,22 46:21 al 168:21 236:5 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5 184:14 245:19
132:11, 41:10,11 internation invention 19 232:2 17,22 46:21 al 168:21 236:5 134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5 184:14 245:19
17,22 46:21 al 168:21 236:5 134:16 49:4 71:8 36:5 179:7 240:17 135:5 184:14 245:19
134:16 49:4 71:8 36:5 179:7 240:17 135:5 105:5 184:14 245:19
135:5
1 100.0
106 1F Interpret
19 22 interconnec 152:10
19,22 interconnec 221 ion-
106:4 211:18 involve selective
Intel 40:16,19 115:20
48:9 interdiscip interpretat 60:20 ions
65:7,22 Illiary 101 61:1.3.6 04:10
69:16 67:16 150:12 84:18 85:5
interested 1921
107:13 107:13 107:13
25.13
26:8 interrupt 24:20 121:20
155.8
242:14 30:20 70:11 165:8 155:8 235:21 157:18
36:22 264:1
21.12 211.0
218:8
250.3
interacting interesting intimately involves
157:18 132:10
20.1
interaction 6:13
158:9 6:13 137:12 10:9 74:16
33:20 interface 131:11 ion IPR
38:16 23:3 25:11 25:8,14
142.20
122:13 introduced 98:18 126:2-12
interaction 122:13 introduced 98:18 126:2,12 127:20
interaction 18:16 99:3,4 127:20 13:4 13:4
interaction 18:16 99:3,4 127:20



SAMSUNG V. H	SAMSUNG V. HOME SEMICONDUCTOR			idex: IPRSlateral
131:19	211:10	junctions	135:6	61:7
143:1	238:22	255:12	143:19	1-1-1-4
152:8	242:22		147:17	labeled
160:6	261:17	junior	172:21	170:6,9,
161:1		135:18	188:9	14
212:22	issues		190:3	laboratory
213:9	17:21	K	196:11	25:7
251:4	56:2		213:12,13	
252:4,9,	80:15	_	224:2	lack
12	126:19	key	238:21	53:18
	127:12,20	68:9	246:11	ladder
IPRS	129:5	kind		43:15
7:3 9:8	237:5	10:20	kinds	66:17
237:14	250:8,9	14:11	16:10	-
254:5	252:9,12	17:1,6	17:18,19	Lam
Iqbal		24:2 25:7	19:10	48:19
70:7	J	26:19	25:8	63:3
		27:11	39:16	laminate
irrelevant		29:6 32:3	44:2 53:7	261:8,9
188:10	Jerry	35:9	81:18	
197:3	5:17 6:21	36:21	83:22	laminating
236:22	job	41:14	184:12	261:16
ISFET	48:10,18	42:4,13,	223:2	large
115:19	49:6	19 43:15	kinetic	11:12
	59:12	45:19	87:19	41:18
isolation	60:1,9,	46:2	236:7	88:5
26:4 49:5	13,15,19	48:18		182:20
89:4	61:11	49:21	kinetics	1
103:20	105:17	51:15	87:8	largely
119:5,7,	130:8	52:13	knew	14:13
14,15,17,	132:20	63:18	26:7 79:4	23:11
19 163:8	132.20	68:4,17	160:16	36:10
213:20	jobs	69:5,21	186:15	111:21
isotropic	69:20	70:13	100.13	larger
37:14	joined		knowing	37:19
93:17,18	17:12	80:19 82:5,16	250:13	38:3 70:1
94:1,13	165:9	88:11	knowledge	158:13
241:1,8		92:12	74:7	159:11
243:9	journal		/ 1 - /	187:12,13
	16:4	95:12		208:2
issue	jump	96:2,9 107:10	L	
7:6 28:20	85:13	107:10		late
49:11		110:18	lab	10:3
53:6 73:6	junction	112:15	22:10	28:11
76:1,22	254:18,19	113:21	26:13,20	lateral
118:8	255:4	118:9	27:12	155:16
187:6	256:12	121:1	35:15	197:15,16
196:17		122:15	22.12	-,



SAMSUNG V. HO	IME SEMICONL	DUCTOR	index:	: latticeleveraged
lattice	156:21,22	221:1,8,	leak	11,21
223:10	158:4	10,17,18	121:10	180:20
Laugh	169:4,10	222:1,2	leakage	186:5
13:7	171:6,8,	223:12,17	110:11,13	242:6,17
213:7	20 172:6,	224:7,12,	110:11,13	244:3,7
253:9	15 173:6,	13 225:7,	117:14	legacy
254:3	15	20 226:2,		88:11
	174:20,21	6,20	leaky	
Law	175:3,6	227:17	111:4	legal
5:18 6:22	176:14,	238:22	leap	238:13
layer	18,19,20,	239:10,11	85:15	legitimate
23:17	21	240:21		89:12
25:14,16	177:14,20	242:5,13,	learn	
29:7	178:4	22 243:8,	81:13	lesser
30:22	179:8	13,16	learned	240:8
31:13	180:1,20	259:13,14	66:3	level
91:15,16	182:15	layers	69:11	33:20
97:11	184:1,21	31:9 42:1	leave	42:10
99:21	185:10	104:20	79:3	44:22
100:1	186:21	187:22	99:22	45:6,14
104:3	187:9,18	214:10,12	121:15	46:18,19
106:9	188:4,20	215:1,6,7	139:1	49:21,22
108:18,20	189:7,20	223:2	159:5	52:2 61:3
109:5,10,	190:12,13	263:6	204:13	64:5
11 110:6,	191:9,12,	1 2270	221:18	66:9,16,
7,20,22	16 192:7,	lays	239:11,15	18,19
111:11,13	9,15	257:22 258:2	243:16	67:1,2,4,
120:1,2,	193:1,4,			21 68:15,
5,6,13	15,22	LCD	leaving	16 88:17
121:4,8,	194:21	10:21	189:18	104:7
11,16	195:22 196:4	11:12	208:4	106:7
122:2,4,		LCDS	220:1	120:15
15 123:4	197:12,20 198:14	11:1	lecture	132:12
137:16	198:14		29:13	134:20
138:3,15	199.3,10,	LE	led	135:18
139:15,	200:1,7,	11:12	33:5	136:6
16,17,19,	8,14,21,	lead	67:18	144:5
22 140:2,	22 201:22	245:17	68:15	levels
3,5,12	204:5,9	leader	88:3	41:10
141:6	204:3,3	41:2		43:16
144:17,22	208:15		left	46:5 50:2
145:13	209:9	leaders	86:14	67:18,20
146:1	214:11	42:6	138:19	106:4
149:21	219:10,	leads	165:22	leveraged
150:2,13,	13,15,20	32:11	177:22	37:3
15	220:12,17	76:4	178:4,7,	5 / • 5



SAMSUNG V. H	OWE SEIMISSINE			dex: liaisonmad
liaison	44:15	102:1,19	long-winded	244:18
68:13	liquid	103:7,22	20:6	lower
lie	94:9,19	104:3,5	longer	67:18
39:10	101:17	105:11,20	21:8	88:14,17
		106:1	24:19	168:9
life	list	138:16	168:4	233:11
53:8	16:3	159:2	237:19	234:13
light	132:13	localize	241:11	234:13
95:7,16	258:2,7	158:13		230.0,9
97:10	260:11	130.13	looked	lowered
98:10,17	listed	location	31:22	206:7
99:3,5,6,	259:10,19	189:6	127:5	lowest
10,17	259.10,19	202:3	141:14	45:14
100:2,4,	listen	232:5	160:17	43.14
5,9	29:13	locations	212:9	lunch
163:19	lists	98:12	221:11	108:13
163:19	258:9	98:12 179:20	237:7	124:10
エロセ・ソ			1000	luncheon
lighting	literature	180:2	lose	124:12
97:16	140:16	202:7	204:12	124.12
lightly	141:14	214:13	224:3	
222:3	lith	logic	225:6	M
222:3	97:15	17:15	loss	
225.19		logistics	223:18	M-o-s
limit	litho	20:1	lost	M-0-s 31:17
74:18	43:18	51:19	83:2,6,9	31.17
limitation	lithographi	21.19	135:8	Madam
258:12,17	c	long	218:15	264:4
259:11,13	97:9	9:11,18	210.12	made
•	159:11	14:2	lot	12:13
limitations		58:15	26:10	27:7 28:5
259:2,10,	lithography	79:14	42:19	39:22
18	24:5,8,			
		86:13	77:5	
limited	10,17,20,	86:13 130:11	77:5 117:17	96:3
limited 87:8.10	10,17,20, 22 43:10			96:3 110:20
87:8,10	10,17,20, 22 43:10 45:3 46:3	130:11	117:17	96:3 110:20 111:7
87:8,10 168:8,10	10,17,20, 22 43:10 45:3 46:3 47:7	130:11 145:5	117:17 120:12	96:3 110:20 111:7 112:10,21
87:8,10 168:8,10 259:11	10,17,20, 22 43:10 45:3 46:3 47:7 58:20	130:11 145:5 168:7	117:17 120:12 164:6	96:3 110:20 111:7 112:10,21 113:10
87:8,10 168:8,10 259:11 limits	10,17,20, 22 43:10 45:3 46:3 47:7 58:20 64:2 78:1	130:11 145:5 168:7 177:16	117:17 120:12 164:6 184:18	96:3 110:20 111:7 112:10,21 113:10 127:2
87:8,10 168:8,10 259:11	10,17,20, 22 43:10 45:3 46:3 47:7 58:20 64:2 78:1 94:22	130:11 145:5 168:7 177:16 179:2	117:17 120:12 164:6 184:18 195:4	96:3 110:20 111:7 112:10,21 113:10 127:2 138:15
87:8,10 168:8,10 259:11 limits 104:11	10,17,20, 22 43:10 45:3 46:3 47:7 58:20 64:2 78:1 94:22 95:3,4,	130:11 145:5 168:7 177:16 179:2 184:10	117:17 120:12 164:6 184:18 195:4 212:11	96:3 110:20 111:7 112:10,21 113:10 127:2 138:15 161:13
87:8,10 168:8,10 259:11 limits 104:11 linear	10,17,20, 22 43:10 45:3 46:3 47:7 58:20 64:2 78:1 94:22 95:3,4, 11,14,20	130:11 145:5 168:7 177:16 179:2 184:10 186:8	117:17 120:12 164:6 184:18 195:4 212:11 236:6 250:14	96:3 110:20 111:7 112:10,21 113:10 127:2 138:15 161:13 173:20
87:8,10 168:8,10 259:11 limits 104:11 linear 172:5	10,17,20, 22 43:10 45:3 46:3 47:7 58:20 64:2 78:1 94:22 95:3,4,	130:11 145:5 168:7 177:16 179:2 184:10 186:8 218:21	117:17 120:12 164:6 184:18 195:4 212:11 236:6 250:14	96:3 110:20 111:7 112:10,21 113:10 127:2 138:15 161:13 173:20 182:12
87:8,10 168:8,10 259:11 limits 104:11 linear 172:5	10,17,20, 22 43:10 45:3 46:3 47:7 58:20 64:2 78:1 94:22 95:3,4, 11,14,20	130:11 145:5 168:7 177:16 179:2 184:10 186:8 218:21 228:4 243:22	117:17 120:12 164:6 184:18 195:4 212:11 236:6 250:14	96:3 110:20 111:7 112:10,21 113:10 127:2 138:15 161:13 173:20 182:12 187:21
87:8,10 168:8,10 259:11 limits 104:11 linear 172:5	10,17,20, 22 43:10 45:3 46:3 47:7 58:20 64:2 78:1 94:22 95:3,4, 11,14,20 96:9,11	130:11 145:5 168:7 177:16 179:2 184:10 186:8 218:21 228:4 243:22 244:16	117:17 120:12 164:6 184:18 195:4 212:11 236:6 250:14	96:3 110:20 111:7 112:10,21 113:10 127:2 138:15 161:13 173:20 182:12 187:21 189:14
87:8,10 168:8,10 259:11 limits 104:11 linear 172:5 lines	10,17,20, 22 43:10 45:3 46:3 47:7 58:20 64:2 78:1 94:22 95:3,4, 11,14,20 96:9,11 97:17	130:11 145:5 168:7 177:16 179:2 184:10 186:8 218:21 228:4 243:22 244:16 246:6	117:17 120:12 164:6 184:18 195:4 212:11 236:6 250:14 lots 24:20	96:3 110:20 111:7 112:10,21 113:10 127:2 138:15 161:13 173:20 182:12 187:21 189:14 192:5
87:8,10 168:8,10 259:11 limits 104:11 linear 172:5 lines 163:22	10,17,20, 22 43:10 45:3 46:3 47:7 58:20 64:2 78:1 94:22 95:3,4, 11,14,20 96:9,11 97:17 98:2,3,4,	130:11 145:5 168:7 177:16 179:2 184:10 186:8 218:21 228:4 243:22 244:16	117:17 120:12 164:6 184:18 195:4 212:11 236:6 250:14 lots 24:20 low	96:3 110:20 111:7 112:10,21 113:10 127:2 138:15 161:13 173:20 182:12 187:21 189:14



AMSUNG V. H	OIME SEMICONE	DUCTOR	index: ma	agniiyingmaski
217:16	137:13	29:16	14,16,20	mark
magnifying	139:1	32:10	16:12,20	13:4
	141:9	36:12	17:4,17	125:13
96:21	143:15,19	51:7	18:7	126:1,5
main	146:10	62:18	19:14,20	131:2
115:18	148:20	71:21	20:7	160:1
naintain	153:7	89:6	21:4,6,	212:18
	155:14	103:2	12,20	251:3
56:14	156:19	111:18	22:10	253:15
ajor	157:2	184:16	25:1	
25:12	158:11,	204:14	26:9,16	marked
50:2 72:3	14,19		29:22	12:22
_	159:12	Maltiel	30:14	125:11,1
ake	165:6	5:20	32:15	130:20
17:19,20	166:18	management		142:14
22:10		19:19,20	33:10	159:20
26:3	172:7	21:22	34:5,11	164:10
28:13,16	186:14		35:4,12	212:14
29:8 32:5	205:20	22:3 41:2	36:18	248:14
33:16	206:4,7,	49:22	37:20	249:8,11
34:21	16	67:21	39:20	253:11
37:16	207:13,15	69:4	40:20	
39:12	209:22	manager	43:4	marrow
46:12	216:12	17:13	44:21	264:3
47:15	219:22	42:11	45:11	Maryland
56:6	223:5	66:9,19	46:8	14:21
67:14	233:14	67:4	47:21	23:15
71:6	236:2	68:15,16	51:14	38:11
75:11	242:16	00.13,10	68:12	30.11
76:13	244:17	manner	71:1 74:8	mask
84:19	246:11	163:20	77:12,18	95:9,10,
88:8 92:2	248:1	manufactura	78:5	15 96:12
96:17,20	251:7,21	bility	80:14,22	14 97:10
97:4 98:9	260:17	17:21	81:12,14	11,14
	261:13	17.21	99:2,8	99:9
99:8	263:18	manufacture	112:17	100:3,4
100:3		30:12	114:3	101:1,3,
102:6,19	makes	31:15	115:2	102:10,1
103:9,13,	111:8	46:10	116:19	107:19
14,19,21	149:3	51:3		134:3
104:4,20	165:2	. .	118:17	140:5
105:9,12	166:13	manufacture	133:4	159:5
106:2	181:1	d	262:7,8	204:7
110:18	183:12	260:4,12	margin	226:15,1
113:8,21	261:17	263:1,11	158:20	
117:15		manufacturi		232:2
118:7	making		marginally	masking
100 10	16:9	ng	155:22	140:6
130:10	28:12,21	15:10,13,		140.0



SAMSUNG V. H	OME SEMICONL	DUCTOR	Ind	lex: masksmicro-
masks	216:15	48:19	78:14	204:21
96:20	221:18	95:19	90:17	247:14
107:21	224:19	114:11	143:14	248:2
159:2	225:11,12	124:7,8	241:22	mentions
	241:12	145:17		
master's	242:6,16	146:5	measured	234:2
48:16	243:17,18	148:19	90:11	merge
49:12,15	244:7	149:8,9	91:14	95:12
59:19	246:6	151:5,6	measurement	magg
132:12	256:7	152:5	s	mess 111:19
134:5		153:2	54:16	111.19
135:13	materials	159:14	measuring	metal
136:5,7,	17:2,3,7	231:22	61:1 90:9	23:2,3,4
21	18:14		157:10	41:10
matches	39:6	meanings	157.10	121:8,9
130:7	52:11	95:12	mechanical	122:11
material	63:2 66:1	123:6	104:13,15	257:6
	83:20,22	124:1	192:12	metal-
25:14,16 42:4 63:7	106:14	149:6	mechanism	oxide-
76:15	109:4,19	means	183:5	semiconduct
84:2,18	110:10	71:10		or
1	112:17	78:3	mechanisms	23:10
85:11,13	137:3	89:2,7,20	31:22	
86:5,8,16 91:21	183:1	100:19	meet	metallic
94:11,18	223:19	110:7,11	263:14	109:17
95:8,9,	224:17	113:22		method
17,20	math	124:8	meets	131:3
96:3,16	246:14	130:14	204:9	149:20
99:21	matter	145:19	member	173:5
100:21	7:6 10:16	173:22	22:2	253:16
101:2,4	13:20	174:2	mambana	
106:17,	53:14	180:9	members 43:5	methods
20,22	99:1	206:11,18	43.5	215:3,9
107:14	134:20	236:15	memory	216:1
110:1,8,	183:2	241:6	17:15	metric
13,17,18	194:8	meant	238:3	78:14
111:2,9,	224:11	27:14	mention	112:1
14,18	251:11	67:4	16:2 40:5	263:3
112:5		76:12	177:20	metrology
122:13	matters	83:9	203:11	20:10
158:21	8:13 9:4,	113:1		54:15
174:10,	7,9 10:7,	115:3,7	mentioned	
12,16	8 11:3	151:1	18:12	Meyerson
188:7	53:16	238:17	38:3 47:4	34:19
195:6	meaning		66:8,14,	35:11
206:13	47:18	measure	16,18	micro-
		34:9	157:6	



88:6	250:20	moments	122:2,19,	118:2
		126:7	21 145:9	120:20
microfluidi	missing		147:9	123:7,12,
CS	136:21	monoxide	158:1	15 124:2
102:6	mission	32:9	192:17	125:17,19
mid-'90s	36:14,15,	months	248:16	126:21
38:10	16 37:19	131:17		127:15
		186:7	Mukerji	128:1
middle	mistake	213:5	5:10,14,	129:13
141:20	244:17	237:15,	21 6:14,	135:2
mil	246:12	18,20	17 9:13	147:15
233:19	mistakenly	254:3	15:18	162:19
234:3,17	249:17		18:17	172:19
235:14		morning	19:2	185:1,12
	MOCVD	5:9 6:19,	27:2,17	186:22
mind	31:6	20 76:11	34:7	
44:11	model	126:6	37:10	188:12
50:17	38:16	MOS	43:11	209:11
112:2		23:10	45:4,12,	210:6
149:12	modeling	31:16	17 50:16	228:5,9
176:2	20:1	35:16	52:8 54:1	248:4,16
259:8	164:20	37:14	55:21	19,22
mine	models	253:16	56:16	249:3,6
42:14	38:18	253.10	58:22	250:21
47.14	39:5	motivation	60:7,17	251:10,
minimal		255:3	61:15	16,20
179:15	modificatio		62:16	252:14
260:17	n	move	64:18	257:14
minimized	54:12	16:12	68:7	260:5,13
179:11	83:20	36:7	71:15	261:1
1/9.11	modified	38:20	72:9,17	262:9
minor	183:17	67:10	73:2,8,	263:22
178:16	103.17	72:18		264:12
	modifies	101:18	17,21	
minute	100:12	107:14	74:9,19	multiple
86:4	modify	153:4	75:1,8,	47:22
153:12	81:6 95:9	202:18	11,14,17	52:6
211:15	01.0 93.9	259:6	77:6	64:17
232:21	modifying	moved	78:8,17	117:21
264:6	136:10	19:18	80:12	137:12
minutes	module	20:2	81:9	191:13
108:5,12		20.2	107:2	
228:6	43:18	moving	108:7,9,	N
248:11	46:2,19	28:22	11 109:7	
	moment	45:14	111:22	
misleading	13:8	74:4	114:17	n+
203:14	131:5	120:7,14	115:5,13	193:13,16
		121:5	117:6	204:11,12



SAMSUNG V. H	OME SEMICONDU	JUTUR		Index: N2oobjec
205:7	101:13	183:5,6,	11,15,16,	novelty
370 a	144:8	13,17	17,18,19,	254:10
N20	145:20	184:1,21	20 240:20	
113:8	258:5	185:10	241:2	NPN
174:1		186:11,21		216:12
nano-	needed	187:9	6,13,14,	nucleation-
geometries	11:22	188:20	22 243:7,	controlled
88:7	16:11	189:7,14,	13,16,18	28:16
	46:9	15,16,17,	244:3,5,	92:1
Nanocenter	116:21	20	7,20	
14:21	198:7	190:12,20	7,20	number
24:14	237:11	190:12,20	nitrous	15:5
nanometer	246:15		113:8	21:22
188:9	250:11	16	nominally	28:19
100.9		193:10,	176:19	31:11
nanometers	negative	15,19,22	1/0.19	32:14
30:22	100:17	194:5,16,	North	38:19
86:3	nice	21 195:6	38:10	40:17
187:22	19:12	196:4,20,		82:2
	20:18	21 197:6,	Northrup	109:19
nanoport	256:4	12,20	30:19	138:14
29:8		198:15,19	31:3	139:10
nanostructu	niche	199:4,20	notably	140:14
res	20:3	200:1,4,	235:16	160:2,16
14:19	nitride	6,7,8,22		166:18,
23:19	23:14	201:16	note	19,21
	30:20	203:4,5,	6:5 14:16	
narrow	31:6,7,12	7,17,22	noted	187:15
89:7	111:12,	204:5,9,	138:13	188:10
national		11,14	130.13	205:11
36:3	15,20	205:6,9,	notes	212:18
38:13	113:3	11,17	248:10	227:6
	121:16	206:21	notice	253:15
nationally	145:22		217:14	numbers
29:4	169:6,18	207:14,22	21/•14	38:21,22
naturo	171:8,11	208:15	noticed	93:5
nature	176:14,	209:9,16	32:19	211:18
47:7	18,19	214:11	189:1	211.10
NC	177:20,22	219:14,21	195:4	
69:15	178:4,7,	220:2		0
179:20	11,21	221:18,21	notion	-
183:3	179:8,13,	222:13,	26:17	02
201:17	16,22	14,15,20	27:9	172.22
	180:1,10,	223:1,2,	73:11	173:22
necessarily	20 181:5,	12,13,17	208:19	object
61:16	7,13,17	224:4,6,	Novellus	76:17
68:8	182:2,6,	13 227:6	63:3	147:7,9,
93:14	12,14	238:22	69:16	10,12,13,
97:5,6	14,17	239:10,	03.10	14 151:9,
		,		11 101-7,



10,11,12,	252:14	off-track	opinion	optimize
14,15,16,	257:14	197:8	205:16	51:19
18,19,20	260:5,13	197.0	211:11	61:2
10,19,20		offer		
ojection	262:9	49:20	212:3	136:12
9:13	objections	offhand	239:8,12	order
15:18	261:1	11:4	243:6	71:13,19
27:2,17	objectives	11.4	258:6	72:6
34:7	37:8	Office	259:9	73:6,10,
37:10	37.0	12:1,12	262:20	12,15
43:11	objects	old-	263:8,13	133:6,9,
45:4,12,	7:10	fashioned	opinions	10 136:3
17 52:8	152:19	67:12	126:18	182:13
55:21	obligations		127:11,19	187:9
58:22	18:20	omissions	128:11,18	188:5,8
60:7,17	±0•∠0	129:7	129:10,18	205:7
61:15	observation	253:5	211:22	238:13
62:16	137:6	open	212:6	244:18
64:18	197:4	55:12	252:8,11,	245:10
68:7	observed	210:19	22	246:3
71:15	179:6,21			258:11
72:9	180:4	opening	opportunity	259:11,1
78:8,17		158:3	12:11	260:1,16
80:12	obstacle	199:15	opposed	19,22
81:9	82:6	200:15	84:15	262:6,21
107:2	obtains	201:16	98:13,14	263:10,2
109:7	134:21	204:7	113:3	
111:22		211:13,14	173:15	orders
114:17	occasional	212:1,5	174:5	263:15
115:5,13	80:1	openings	210:4	ordinary
117:6	occasionall	97:13	223:13	49:10
118:2	У	192:19		132:7
120:20	21:14	195:21	optical 98:3,5	134:12,2
123:7		199:12	99:9	172:20
124:2	occur	200:20		181:2,12
126:21	115:18	201:5,11	100:4	182:11
127:15	143:21	203:8	104:3	183:15
128:1	occurred	210:13,	137:16	184:5
129:13	231:16	15,19	242:1	186:16
135:2	232:7	211:2,3	261:10	190:4
147:15		212:7,8	optics	196:3
172:19	occurring		95:17	208:22
185:1,12	232:8	operate	96:22	210:9
186:22	occurs	119:10	97:1	246:12
209:11	145:4	operating	optimizatio	258:22
210:6	off-line	72:1 82:3	n	
248:4	80:19		n 39:8	org



organizatio	139:12,19	7,10	206:9,12	223:11,13
n	140:19	174:6,9		224:7,14
14:1,6	141:12	175:16		239:19
18:13	143:5,12	192:7,9	P	240:3
38:7	150:1	194:3,8		
45:20	161:14	198:8,12	p+	parse
67:9,10	170:19,22	201:22	166:2,8	29:19
	171:19	204:22		part
organizing	172:12,	205:3,6,	p-region	26:12
41:3 50:1	18,22	9,13,18,	217:11	34:11,16
oriented	173:5,10,	22 206:5,	p-regions	81:5
36:14	15,16	6,10,16,	217:6	87:17
	174:15,21	22 207:2,	219:9	95:22
original	175:7	3 213:22		97:16
129:22	176:2	216:14	pages	100:6,7,
158:9	207:12	229:19	130:11	14 106:6
175:4,6		230:12,22	paid	127:16
221:2	228:13		128:3	137:10
originally	229:3,12,	231:11,22		147:22
172:13	18 230:3,	232:4	paper	164:15
1/2-15	7,11,17,	234:19,21	16:18	
outlier	21 231:5,	235:14	paradigm	165:13,15
143:17	12,21	257:6	43:13	169:10,13
over-etch	oxide	Oxides		174:21
241:15	32:12	142:21	paragraph	179:13
244:1,16	109:16		132:3	200:18
244.1,10	110:21	oxidize	137:21	202:2
overlapping	111:15,21	173:6,8	138:2,7	203:22
		175:12	145:9	204:2,13
146:9	113:3 8			
146:9 147:4,5	113:3,8	oxidized	148:6	207:13
147:4,5	119:19	oxidized	148:6 150:10	207:13 208:2
147:4,5 overlying	119:19 121:17	79:16		
147:4,5	119:19 121:17 138:3,12	79:16 169:9,17	150:10	208:2
147:4,5 overlying 190:21	119:19 121:17 138:3,12 139:15,	79:16 169:9,17 170:12	150:10 153:4	208:2 211:6
147:4,5 overlying 190:21 overstateme	119:19 121:17 138:3,12 139:15, 16,17,19,	79:16 169:9,17 170:12 171:6,11,	150:10 153:4 158:1,2	208:2 211:6 218:7,8,
147:4,5 overlying 190:21 overstateme	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1,	79:16 169:9,17 170:12	150:10 153:4 158:1,2 177:19 179:5	208:2 211:6 218:7,8, 18 220:3 226:15
147:4,5 overlying 190:21 overstateme nt 135:4	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12	79:16 169:9,17 170:12 171:6,11,	150:10 153:4 158:1,2 177:19 179:5 180:19	208:2 211:6 218:7,8, 18 220:3 226:15
147:4,5 overlying 190:21 overstateme nt 135:4 overview	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7,	79:16 169:9,17 170:12 171:6,11,	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20
147:4,5 overlying 190:21 overstateme nt 135:4	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7, 11,15,20	79:16 169:9,17 170:12 171:6,11, 14 oxidizing	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13 249:15,	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20 237:5
147:4,5 overlying 190:21 overstateme nt 135:4 overview 137:22	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7, 11,15,20 143:6,10,	79:16 169:9,17 170:12 171:6,11, 14 oxidizing 139:7	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13 249:15,	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20 237:5 245:16 247:13
147:4,5 overlying 190:21 overstateme nt 135:4 overview 137:22 owned	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7, 11,15,20 143:6,10, 22 144:5,	79:16 169:9,17 170:12 171:6,11, 14 oxidizing 139:7 169:4	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13 249:15, 17,18,21 250:5	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20 237:5 245:16 247:13 256:19,20
147:4,5 overlying 190:21 overstateme nt 135:4 overview 137:22 owned 11:20	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7, 11,15,20 143:6,10, 22 144:5, 7,14,19	79:16 169:9,17 170:12 171:6,11, 14 oxidizing 139:7 169:4 172:7,11,	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13 249:15,	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20 237:5 245:16 247:13 256:19,20 258:9
147:4,5 overlying 190:21 overstateme nt 135:4 overview 137:22 owned 11:20 owner	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7, 11,15,20 143:6,10, 22 144:5,	79:16 169:9,17 170:12 171:6,11, 14 oxidizing 139:7 169:4 172:7,11, 14,21 173:14,22	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13 249:15, 17,18,21 250:5	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20 237:5 245:16 247:13 256:19,20 258:9 particle
147:4,5 overlying 190:21 overstateme nt 135:4 overview 137:22 owned 11:20	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7, 11,15,20 143:6,10, 22 144:5, 7,14,19	79:16 169:9,17 170:12 171:6,11, 14 oxidizing 139:7 169:4 172:7,11, 14,21 173:14,22 174:2	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13 249:15, 17,18,21 250:5 257:8	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20 237:5 245:16 247:13 256:19,20 258:9
147:4,5 overlying 190:21 overstateme nt 135:4 overview 137:22 owned 11:20 owner 11:13	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7, 11,15,20 143:6,10, 22 144:5, 7,14,19 145:5,6,	79:16 169:9,17 170:12 171:6,11, 14 oxidizing 139:7 169:4 172:7,11, 14,21 173:14,22 174:2 oxygen	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13 249:15, 17,18,21 250:5 257:8 paragraphs 250:15	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20 237:5 245:16 247:13 256:19,20 258:9 particle 95:16
147:4,5 overlying 190:21 overstateme nt 135:4 overview 137:22 owned 11:20 owner 11:13 oxidation	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7, 11,15,20 143:6,10, 22 144:5, 7,14,19 145:5,6, 8,13	79:16 169:9,17 170:12 171:6,11, 14 oxidizing 139:7 169:4 172:7,11, 14,21 173:14,22 174:2 oxygen 33:3	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13 249:15, 17,18,21 250:5 257:8 paragraphs 250:15 parameter	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20 237:5 245:16 247:13 256:19,20 258:9 particle 95:16 partly
147:4,5 overlying 190:21 overstateme nt 135:4 overview 137:22 owned 11:20 owner	119:19 121:17 138:3,12 139:15, 16,17,19, 22 140:1, 2,3,12 141:4,7, 11,15,20 143:6,10, 22 144:5, 7,14,19 145:5,6, 8,13 149:21	79:16 169:9,17 170:12 171:6,11, 14 oxidizing 139:7 169:4 172:7,11, 14,21 173:14,22 174:2 oxygen	150:10 153:4 158:1,2 177:19 179:5 180:19 200:13 249:15, 17,18,21 250:5 257:8 paragraphs 250:15	208:2 211:6 218:7,8, 18 220:3 226:15 231:19,20 237:5 245:16 247:13 256:19,20 258:9 particle 95:16



SAMSUNG V. H	OME SEMICONL	DUCTOR	Index:	partneredpersor
partnered	134:13	212:21	penetrate	87:4
26:14	137:22	pattern	168:17	perform
partnership	145:15	96:2,15	223:17	139:18
21:18	149:10,15	97:7 98:9	227:6,7	174:21
21.10	150:22	99:18	penetration	176:1
partnership	152:4,18	104:1	222:22	260:10
s	153:1,7,	259:14	222.22	200.10
18:11	10 159:16	237•14	people	performance
parts	160:2,6,	patterned	11:22	31:1
97:13	10,14	95:15	15:12	37:1,20
218:13	162:7	96:12,14	18:11	60:21
220 20	177:7	199:15	19:10	63:6
Pass	184:10	215:2	21:14	136:13
250:21	185:14,17	patterning	25:21,22	143:16,18
passing	186:8	102:1,19	26:9,11	164:14,21
110:9	187:2	103:7	28:3,11	165:3
	200:19	214:12	32:4	166:14
past	208:3,8	215:5	33:14,21	167:9
123:13	211:8	213.3	36:7,9,10	255:8
228:6	212:18,22	patterns	40:17,21	performed
244:4	217:1,5	88:7	41:13	163:20
patches	218:9	95:6,7,	42:5,9	259:2,4,
205:21	219:18,19	16,18	46:4	10,19
	220:4	96:20	48:14	260:2
patent	227:19	pause	50:1 65:2	200.2
10:7,8	239:4	153:3	67:18	performing
11:10,13,	249:1,4,	218:21	69:19	195:1
15,20	16,18,20	210 21	78:19	225:19
12:1,6,	250:3,4	pay	81:14	241:10
11,19	251:5,13	68:4,22	82:8,12	242:8
28:18	252:5,9,	69:1	88:12	243:12
32:14	12 253:1,	212:11	90:12	perimeter-
73:3	15,19,20	PC	97:21	to-area
76:13	254:1,7,	180:4	98:20	142:1
113:19	10,13	200:20	105:8,14	
114:20	255:16	201:1,4,	107:21	period
115:4,8	257:2,11,	11,12,14,	109:20	86:7
116:22	17 263:14	15 202:7,	111:5,16	241:11
126:3,12,		8	132:13	periphery
20	patents		136:11	141:16,21
127:13,20	7:4 10:10	peak	158:10	144:6
128:11,20	49:11	224:1	164:19	
129:12	53:6,15	PECVD	165:9,10	person
131:2,4,	74:17	63:4,6,	235:20	17:14
9,13,16,	116:6	14,16,20	241:18,19	42:16
19,22	118:7,8	64:1	norfort	65:5,7
132:10	159:8		perfect	67:13,14,



132:7 134:10, 11,20 136:7 196:3	phosphorus 193:11,20 199:2 photochemic	picture 44:10 207:21	106:8,12, 14,16,22 planarized	201:11, 12,14,15, 22 202:6,
134:10, 11,20 136:7 196:3	199:2	207:21		
134:10, 11,20 136:7 196:3	199:2	207:21		
136:7 196:3	photochemic	0.00 = 0		
136:7 196:3	photochemic	208:2		8 203:8
196:3	_		192:15	204:3
perspective	al	piece	193:5	210:13,14
perspective	100:9	37:21	plane	211:3,9,
T	photon	100:16	151:11	13 212:8
36:22	96:22	146:12		
136:22		pioneering	planning	plugs
perspective	photons	18:15	61:2	210:14
s	95:18	34:13	plasma	PNP
	photoresist	51.15	23:22	216:12
	97:11	pivotal	25:11	210.12
petition	98:1,6,	105:15	94:20,21	point
12:6	16,20	place	107:10	28:10
126:19	99:16	56:9 76:8	138:19	102:2
127:2,9,	100:1,5,	77:1 81:2	215:19,20	112:13
12 128:3				119:2
252:16	6,7,8,13,	100:20	233:11,	141:8
	18,20,21	102:11	15,16,19	147:22
petitioner	101:6,16,	178:10,20	234:2,4,	148:1
6:1,2	21,22	183:12	13,17	149:2
Ph.d.	102:5,11,	201:15	235:6,13,	152:14
48:11	13,15	216:14	17,22	164:18
59:14,22	103:2	261:10	236:5,8,	171:4
60:13	104:3,5,9	places	11,15,21	175:21
61:3	106:13,	149:13	242:1	178:20
134:7,10	18,22	166:22	plat	180:7
136:2,4	107:5	206:5	88:17	185:8
249:10	177:13	208:5		186:19
	181:21		plateau	
Ph.d.s	photoresist	plain	88:15	194:9,13,
69.20		146:5	play	17,20
phase	or 97:6	plan	36:11	197:10,19
174:7	97.0	251:13	194:5	200:10
I / 4 · /	phrase	231.13	194.3	238:13
PHD	158:3,7	planar	pleased	244:1,5
5:4 125:3	ahma a a d	106:11	14:17	254:9
phenomena	phrased	planarizati	15:4	259:5
157:22	122:6	_	nlenty	pointed
13/.77	physical	on 104.10	plenty	204:16
phenomenon	42:12	104:19	24:17	208:16
87:2	54:13	105:15,18	57:3	
nhoanho	84:6,15	107:7,18	206:5	pointing
phosphorous		194:6	257:5	183:19
190:21 r	pick	planarize	plug	polishing
	00.16			Porrentina
192:10 193:17,21	90:16	105:3,22	180:2	104:13,16



DAIVIOUNG V. H	OME SEMICONL	JUCTUR	index.	polymerproces
polymer	239:10	168:20	156:10,	254:12,
42:8	240:21	preheat	11,16,17	15,16
100:2	position	57:5	190:21	255:16
polymers	14:18		193:16	problem
42:4	103:3	preparing	243:3	26:2 33:3
	224:1	129:22	preventing	42:15,20
polysilicon	250:9	prescribe	194:7	83:8
139:8		90:8	232:7	105:5
141:6	positive	., ,		195:4
143:5,9,	100:17	prescribed	previous	231:13
13 144:22	possibly	177:21	9:2 73:14	233:3
169:4,10,	161:12	prescriptio	82:19	
17 170:8,	244:17	n	147:14	problems
10,13,20		254:17	previously	23:2
171:15,17	potential	progongo	51:9 59:9	procedural
172:15	232:13	presence	66:8 76:1	76:5
173:6,8,	potentially	223:1,12	77:15	-
14 194:1,	162:2	present	125:5	procedure
7 214:10,	244:6	26:2	204:21	82:4
15 228:14		28:22		procedures
229:17	Poured	101:3	primarily	72:2
230:10,22	173:20	113:6	23:13,22	
231:10,12	power	179:7	27:20	proceeding
233:19	55:2,9,12	193:21	34:19	19:3
234:9,10,	214:19	205:15	35:11	process
18 256:3			134:18	17:8 18:1
porous	practical	president	232:11	19:13
42:4	33:16	17:14	primary	20:1,3,4,
	59:10	press	139:11	11,14
portion	pre-	110:16		25:5,18
30:10	competitive	proddinod	principally	26:4,17,
34:4	36:6	pressures 240:18	25:3	22 27:9,
101:5	nmagautiang	240.10	principle	15 28:7,
170:10,12	precautions 242:15	pretty	157:17	20 29:9,
185:9,22	242.13	28:8 53:9		13,16,21
186:20	precise	105:10	prior	30:3,11
196:4	62:19	108:21	9:7 11:2,	31:6,8,
197:12,	82:8,12	132:13	9 18:21	10,15
20,21	nregurgor	144:13	83:17	32:3
204:4,6	precursor 173:4	186:17	118:8	34:4,15,
221:9	T / 3 • T	191:14	130:5,7	16 37:4,
226:20	precursors	234:3	150:1	9,12,13,
259:12	113:6	262:13	160:10,11	14,15,17
portions	predict	nrevent	175:6	38:16,18
31:14	64:20	prevent	184:14	39:7,11,
220:17	04.20	121:19	186:14	12,16,20
∠∠∪•⊥/	preferred	122:15	250:10	40:6,7,14
				-0 0,,,+1



SAIV	150NG V. HOME	= SEMICONDO	CIOR	index: prod	cessesproviding
4	43:4,7,	81:6,22	233:15,16	137:9,10	proper
	14,18,19	82:21	239:9,14,	221:20	240:1
4	44:6,14,	83:20	19 240:3,	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	255:18
	16,21	84:21	13 241:2,	processors 44:10	properly
4	45:1,2,	86:17	20 244:20	44.10	248:7
	11,16,22	87:6,7,16	245:2	produced	240.7
4	46:2,8,	91:10	257:12,17	244:20	properties
:	16,18	96:14	258:1,3,	producing	112:8,12,
4	47:4,6,9,	97:9	8,10	255:16	17 113:9
:	10,17,21	100:15	260:1,2		114:6
4	48:11,19	101:11	262:7,22	product	116:15
4	49:2,7,	113:6	263:10	22:11	119:2
:	18,20,21	115:9	processes	39:4,13	183:8
	50:4,6,8	132:11,	17:7 26:7	81:2,18	192:12
!	51:2,3,	17,22	30:13	products	197:6
:	10,16,22	133:5,11,	35:7,21,	83:22	protect
	52:5,7	22 135:5,	22 40:3,	£:1.	143:6
!	53:7	20	13 41:8	<pre>profile 103:2</pre>	199:1
!	54:9,11,	136:10,	48:2		229:18
	18 55:6,	13,14,17,	51:4,11	164:13 165:15,	230:12,22
1	15,17,18	19,22	52:3,6	16,17,20	231:22
	56:12,22	137:4,13,	57:13,15	166:2,5,	
	57:11,12	20 138:19	58:4,6,11	12,16	protecting
	58:19	142:20	62:2,5	167:7,20	101:1
	60:2,3,5,	152:8	64:1,17	168:2,7,	182:15
	13,21,22	162:10,15	65:17	12 209:15	protection
	61:3,4,5,	163:5	66:17	217:17	140:5
	14,18	171:20	71:6,13	224:9,15,	229:22
	62:6,10,	174:2	72:6	22 225:15	protects
	12,13,14,	175:7	73:1,5,10		159:10
	15,18,20	177:1,3	77:14	profiles	
	63:4,14,	179:12	81:15	165:1,2	provide
	15,18,20	182:9	101:18	220:5	8:2
	64:1,2,3,	185:5	112:18	227:9	137:22
	4,6,9	200:22	113:5	255:7	198:7
	66:4,6,7,	212:6,7	132:15	profiling	263:8
	15 70:22 71:4,9,	213:14,16 214:5,17,	133:8	61:8	provided
	10,12,18,	21 215:15	136:14	nrogram	76:1
	22 72:5,	218:5,22	245:3	<pre>program 24:18</pre>	126:6
			processing	30:19	160:14,15
	8,12,13, 14 73:9,	220:1	10:19	34:12	198:3
	14 /3·9, 15 77:16,	222:3	30:7 35:2	38:14,15	211:22
	17,19,20,	227:11,18	68:1	67:8	262:20
	21,22	228:12	134:7	0 / - 0	263:12
	78:6 79:2	229:11	135:22	pronounce	providing
	80:9,15	232:6	136:9	13:5	53:19
	,	- -			
1					



07 (IVIO 01 1 0 1 1 1 1	OME SEMICOND	JOCTOR	1110	dex: provisorate
proviso	162:2	78:3 79:5	214:16	88:14
129:15	212:15	quality	218:15,20	197:3
muhlia	248:15	111:1,14	234:11	253:16
public 19:2	253:12		238:20	254:20,
19.2		121:8	240:2	21,22
publication	put	140:1	242:7,12	255:1,14
16:2,13	16:17	141:8	243:5	256:5,6,
	25:14	143:10	244:9	9,15,18
publication	29:7 31:8	188:6	245:13	257:1,7,
S	33:2	231:11	261:20	19
15:5	36:13	quandary		
28:19	68:11	76:5	questions	randomizes
32:14	82:16		7:6,7,9,	223:8
250:10	97:11	quartz	11,15,16,	randomly
publishable	100:1,22	111:6	17 8:3,5	258:20
28:7	104:2	question	52:18	250 - 20
	121:16	9:16	53:17	range
published	137:19	18:18	56:2	113:5
52:2	158:20	19:4	73:19	220:9,13
pull	166:21	21:11	76:10	245:20,
249:7	187:15	25:17,19	108:4,12	21,22
	193:2,5	28:13	130:4	246:1,4
punch	208:5	29:17,18	131:8	rapid
158:16	223:7	40:16	132:22	140:19
pure	238:2,12	53:3 68:5	248:20	161:14
17:1	241:2		249:4	
	261:9	73:7,8		171:14
purported	264:8	76:5,12	quibble	207:12
254:14		80:3	209:19	rare
purports	puts	82:19	quick	46:12
180:16	241:3	92:13	126:7	D1
182:10	putting	107:4	131:5	Rarely
190:1	157:20	115:7,17	228:8	99:4
100.1		116:2,14,	248:9	rate
purpose	puzzle	16 117:1,		31:5
122:5	37:21	4,8	quoted	85:20
200:6	puzzling	135:10	200:18	86:1,2,7,
216:9	152:1	146:11		10,13,17,
purposes		147:17	R	22 87:8,
13:1	PVD	148:15		10 92:10,
125:12,16	41:8	157:11		14,15,22
130:21	84:8,10,	169:9	R-u-b-1-o-	93:6,8,9,
	11,17,20,	186:17,18	f-f	19 172:5
134:12	22 85:3,7	187:3	8:11	240:11
142:15		192:21	radius	241:13,15
154:19	_	196:19	158:14	244:18
156:15	Q	197:1,4		211.10
159:21		211:20,21	raised	rates
	qualify			



	OIVIL SLIVIICONL		IIIuex	
92:10,22	reactive	20:12	recipe	reexaminati
93:4	83:21	realize	55:5 78:5	on
241:7	84:1 88:2	54:22	82:4	12:13
ratio	reactive-	79:8	recitation	refer
175:18	ion	196:17	129:10	47:20
240:11	64:2	realized	recognition	50:7
244:22	144:3	35:15	184:13	51:2,10
245:5	182:18,	33.13	104.13	55:18
246:16,	21,22	realtime	recognize	57:13
18,21	215:11,16	31:3,4,9	112:14	58:5,7,19
	229:4,7	reason	182:11	63:22
ratios	230:4,8,	8:1 44:15	190:4	83:14
105:2	20 231:6,	68:20	recognized	84:8
142:1	10 232:14	73:13	29:1,4	96:12
245:7	233:12	96:17	29.1,4	98:4
re-ask	234:14	117:3	reconfirmin	104:15
234:11	235:9,18	198:6	g	131:9
257:16	236:4	204:4	180:5	202:19
ah	245:15		reconvene	221:13
reach		216:22	264:16	239:3
144:19	reactivity	219:16	204.10	256:16
145:7	120:12	reasonable	record	
reach-	reactor	21:7	6:5,6 7:9	reference
through	87:13	150:12	8:9 73:22	82:18
163:19	91:2	152:9	74:22	131:12
164:9		156:4	75:4,9	142:5
reaches	reactors	roagong	131:11	143:1
55:11	88:4	reasons 138:14	188:13,	160:3,9,
144:4	reacts	130.14	14,18	12 161:5,
145:5	23:5	recall	records	10 162:13
143.3	read	10:18	81:2	163:3
react		26:1	01.2	180:18
122:13	127:1	218:2	rectangle	188:22
reactants	131:13,15	recent	203:21	189:3,6
113:6	161:6	13:14	reduce	209:10
113.0	180:19	13.14	138:6,12	210:4
reaction	185:14,17	recently	140:13	212:19
32:7	193:15	24:13	231:13	213:15
	197:5		231.13	219:19
83:22		recess		
83:22 122:10,	212:10	recess	reduced	228:19
	212:10 230:14	54:3	reduced 143:12	228:19 229:2
122:10,	212:10 230:14 252:20	54:3 124:12	143:12	
122:10, 17,18,22	212:10 230:14	54:3 124:12 162:22	143:12 reduces	229:2
122:10, 17,18,22 140:6	212:10 230:14 252:20	54:3 124:12 162:22 188:15	143:12 reduces 182:6	229:2 232:18
122:10, 17,18,22 140:6 156:11,17 157:20	212:10 230:14 252:20 253:20,22	54:3 124:12 162:22 188:15 228:10	143:12 reduces 182:6 reducing	229:2 232:18 233:6 235:7,9
122:10, 17,18,22 140:6 156:11,17	212:10 230:14 252:20 253:20,22 real-world	54:3 124:12 162:22 188:15	143:12 reduces 182:6	229:2 232:18 233:6



3, (10100140 V: 11	OWE SEMISORE		mack. 10	21010110031011104
213:8	117:13,14	246:10	171:13	remember
references	195:6	regions	relevance	8:20
130:6	regarded	95:21	33:13	10:1,4
140:15	111:16	163:7,8		11:9,11,
160:4,5,		164:13	relevant	19 12:15
16	regime	171:21	17:3	22:4 26:6
10	87:18,22	189:17	126:18	46:11
referred	91:4	201:5	127:12,20	66:12,19
115:4	172:6		130:12,14	70:14,18
142:22	regimes	213:20	134:5,15	94:15
160:3		216:12,	203:1	142:7
191:17	87:7,10	13,17,18,	220:3,6	144:16
212:19	region	19,20	241:17	165:7
228:21	49:3	217:14	252:8,12	175:20
253:18	88:14	219:2,7		178:13
	99:22	220:13,	reliability	179:2
referring	101:1	16,19	37:2	
27:20	119:5,7,	221:9	reliable	184:10
82:14,15,	15,20	222:2,5,	106:2	185:19
20 83:1	145:14	12 228:15	100.2	201:2
85:4	149:22	230:18	reluctant	207:19
156:20	150:13,15	239:15	135:12	218:7
163:14		243:14	rely	231:19
173:15	152:11	244:6	210:3	238:4
190:19	155:21		210.3	remembered
193:11	156:3	regular	relying	32:22
225:21	158:5,12	22:7,13	183:22	218:12
233:15	164:16,18	relate	184:4	
234:8	165:13	25:1	remain	remind
	167:4,16			18:18
refers	172:2	related	183:15	56:17
92:9,22	183:3	7:6	221:2	removal
96:13	193:13,16	10:10,12	remaining	94:18
119:8	195:7	12:5	101:5	94.10
201:21	200:9,10	19:13	144:22	remove
202:8,9	203:21	70:3	181:4,7	94:10
249:17	204:11,	126:19	193:19	95:20
256:9	12,22	128:11,18	205:22	99:22
	205:7	136:14		100:14
refining	206:14	140:8	remains	101:7,9,
63:5	207:4	252:9	179:15	10,12,15,
reflected	216:16		181:13	20 102:9
208:12	217:11,22	relationshi	183:13	181:10,17
	218:1,4,	P	184:1	189:17
	17 219:1	49:17	189:8	205:6,8
reflow		1 2 0 . 1 5	020.1	200.0,0
196:8		132:15	239:1	239:14
196:8	225:16			239:14 240:5 8
		132:15 relative 163:20	remarkable 33:20	239:14 240:5,8, 20 241:12



		JOCTOR	macx. re	illovedleviewili
244:6,19	126:1,4	research	resolution	restarting
246:6	131:2	15:12	24:10	251:12
removed	142:19	16:5,15	resonance	restate
93:19	160:1	18:8,9	215:20	27:3
101:3,4	212:13,17	19:13,20	213.20	27.3
101:3,4	248:13	20:3,13	respect	result
182:3	251:3	21:3,5,	13:16	71:18,19
204:1,5	253:10,14	15,17	18:21	resulting
239:18,20	264:4	22:1,2,6,	53:18	84:1
239.10,20	reporter's	19 25:22	73:14	217:6
removes	56:18	26:14,20,	208:17	260:11
205:5,17	20.10	21 27:12,	respond	
241:5	represent	15 28:3,7	76:12	results
removing	7:1 12:18	29:12	70.12	90:13
244:5	60:2	32:1	respondent	203:5,7
259:12	118:21	33:19,21	5:18 7:1	retained
239.12	roprogontat	34:2,11	75:19	9:3
repair	representat ion	35:1,3,	responsibil	237:13
229:3,13		18,20	ities	238:5
230:7,19	74:10	36:11,15	22:3	254:4
231:14	represented	38:15	60:9,16	234.4
repairing	11:10,12,	40:21		retuning
230:3	14,15	68:13	responsibil	81:14
232:6	68:12		ity	returned
232.0		reserve	41:2	75:6
repairs	representin	56:2	43:6,7	75.0
230:17	g F:10 22	76:16	45:16	returning
repeat	5:18,22	reserves	64:22	238:21
7:15	request	76:14	responsible	reveal
	12:12		24:16	19:3
rephrase	require	residence	34:20	17 0
230:5	24:9	19:12	35:11	reverse
replace	216:11	residues	40:12	32:6
41:21	210.11	138:18	42:17	review
42:2 79:2	required		45:1 46:4	12:6 13:8
80:18	14:1,2	resist	47:8	16:18
00-10	136:4	97:6 98:21	47.8 60:2,6	126:20
		u 2 * 7 I	00.4,0	
report	146:3			127:13
report 15:4	146:3 225:14,15	99:1	63:3,5	127:13 128:6
15:4	225:14,15	99:1 100:10	63:3,5 64:16	128:6
15:4 reported	225:14,15 requirement	99:1 100:10 199:16	63:3,5 64:16 65:6,8	128:6 189:2
15:4 reported 69:19,21	225:14,15 requirement 89:3	99:1 100:10 199:16 204:9	63:3,5 64:16 65:6,8 67:22	128:6 189:2 248:9
15:4 reported 69:19,21 183:3	225:14,15 requirement 89:3 requires	99:1 100:10 199:16	63:3,5 64:16 65:6,8	128:6 189:2 248:9 reviewed
15:4 reported 69:19,21 183:3 reporter	225:14,15 requirement 89:3	99:1 100:10 199:16 204:9	63:3,5 64:16 65:6,8 67:22	128:6 189:2 248:9
15:4 reported 69:19,21 183:3 reporter 7:8 12:21	225:14,15 requirement 89:3 requires 262:1	99:1 100:10 199:16 204:9 259:14	63:3,5 64:16 65:6,8 67:22 68:3	128:6 189:2 248:9 reviewed 185:3
15:4 reported 69:19,21 183:3 reporter 7:8 12:21 13:4	225:14,15 requirement 89:3 requires 262:1 reread	99:1 100:10 199:16 204:9 259:14 resistance 206:7	63:3,5 64:16 65:6,8 67:22 68:3	128:6 189:2 248:9 reviewed
15:4 reported 69:19,21 183:3 reporter 7:8 12:21	225:14,15 requirement 89:3 requires 262:1	99:1 100:10 199:16 204:9 259:14 resistance	63:3,5 64:16 65:6,8 67:22 68:3 rest 104:4	128:6 189:2 248:9 reviewed 185:3 reviewing



SAMSUNG V. HOME SEMICONDUCTOR		Index: revisedself-bias		
131:7	roadmap	8:8,11,12	Samsung	55:4
150:3,5	20:8	13:1,3,11	7:4 9:3,8	screwed
163:16	36:2,4,5,	15:9	160:6	78:3
177:4	7,8	18:17	237:14	78.3
178:5		54:6	254:4	seconds
179:2	roadmapping	77:10	G 1	55:11
182:16	41:16	123:11	Samsung's	246:9,16,
189:5	robots	125:3,9,	126:2,19	17,20
190:18	38:20	12,16,22	127:9,12,	247:4
199:13	role	126:10	20 212:21	section
201:13		130:21	251:4	
202:14,16	14:20	131:1	252:4,9,	20:10
211:16,18	19:19,20	142:15	12,16	182:5
213:18	20:1	159:21	Santa	239:3
214:7	36:12	188:17	52:11	sector
218:10,14	194:5	212:15,20		39:14
219:4	roles	237:1	sat	
221:11,15	22:1	248:15	237:6	seemingly
228:16		249:7,10	satisfactor	79:18
	Ron	249.7,10 251:2	У	sees
229:8 231:17	5:19	251:2	135:14	66:4
	room	253.12		166:20
232:15,16	21:18	rule	satisfies	
233:2,21	22:5,8	57:17	263:19	select
235:4,11	24:15		saturation	160:9
251:9,22	79:13,15	run	164:21	selected
259:20	257:5	49:15		212:21
revised		80:11	scanning	
72:12	rough	running	233:1	selection
	28:17	80:9	schemes	213:2,11
RF	91:20		17:8	selective
55:12	92:2			205:9
Richardson	105:10,19	S	school	
5:22	roughly		69:4	selectivity
	213:6	sabbatical	science	205:10
rid	214:3	15:2	17:6,15	self-
80:17			23:2	aligned
RIE	246:2	sake	26:16	26:3
143:9	RPI	76:2	38:13	131:3
232:4	70:16	sample		158:4
233:13,16	RPIS	54:12	scientist	159:14,18
234:2,5,	6:3 7:7	59:8	17:1	163:20
19	0.3 1.1	168:4	scope	178:8
235:13,22	RTO		76:6,18	208:1
	205:2	sampling	260:6,14	219:19
roadblock	Rubloff	70:2	262:10	ムエフ・エフ
116:8		135:7	707·10	self-bias
	5:4 6:19		screen	240:16



SAMSUNG V. HOME SEMICONDUCTOR		Index: semestersidewall		
semester	semiconduct	58:2	255:3,8,	206:22
24:14	ors	71:12	11 256:12	207:12
semiconduct	10:13,15	80:16	shallowly	220:20
or	36:4,5	133:1,3,	255:19	shows
5:19,20	102:9	7,21	255.19	140:16
7:1 10:19	senior	136:14	shape	178:6
15:10	68:6,21	184:6	167:10,	187:8
16:20	69:1,2	257:22	14,15	203:21
17:4 18:7	135:18	258:3,5,	shapes	203.21
20:9 21:5	133.10	7,11	208:21	shy
	sense	259:3,5	200121	135:21
25:1,4	25:20	260:10	share	side
26:8,22	32:15		50:14	88:21
27:15	34:13	sequences	Sharif	90:7
29:3,15,	48:5	35:22	70:7	
21,22	97:15	81:15	70 • 7	91:15
30:6,11,	109:6	serve	sharp	122:21
14 31:15,	149:3	121:18,19	166:9	158:15,18
16 33:10,	198:22	140:4	shine	159:6
11 34:4,6	236:2	157:22	100:4	241:14
35:6,7	260:8	161:12	100.4	sides
36:18		176:22	shining	159:7
37:9,13	sensing	177:2	98:10	169:4,10
38:15	20:3	180:10	short	172:14
39:20	sensitive	193:19	50:18	173:14
40:7 43:4	97:7	173.17	52:3 71:9	243:15,
44:21	100:2	serves	162:19	17,18
45:10,21		162:1	102.19	
68:1 71:1	sensitized	177:7	shortchange	sidewall
73:5 74:7	18:3	190:20	d	88:15
77:12,16,	sensor	191:2	137:5	115:12,16
17,18	31:4	serving	abortod	140:6,20
99:2		186:12	shorted 121:10	141:12
109:18	sensors			143:5,12
112:16	20:16	SESSION	145:3	161:4,7,
114:2	241:20	125:1	shorter	9,13,17
115:1	separate	set	53:12	168:21
116:19	58:6	38:12	shorting	169:3,10,
118:11,17		71:5		14,15,16
134:6	separately	210:10	158:15	170:1,5,
135:22	207:18	258:9	show	20 176:3,
136:9	separation	230.3	208:8	8 178:1,
137:9,10	119:1	shallow	shown	6,7,11
145:18		26:3 49:4	178:1	179:10,
257:12,18	sequence	89:4		14,16,19
260:1	34:16	119:17	180:8	180:9
262:6,22	40:2 49:3	168:6	203:6,8	181:5,7,
202.0,22	52:3 53:8	254:18,19	204:1	



SAMOUNG V. I	OIME SEMICOND	JUCTUR	maex.	sidewallssmooth
11,13	194:22	42:2 92:2	69:21	262:5
182:11	196:4	110:21	71:18	
183:14,17		111:7,11,	89:2	situations
	228:13	15,20	157:2	103:1
9,21	239:1,11	112:10	161:14	158:11
185:6,10	241:12	113:2,3,7		159:9,17
186:15,21		115:18	213:13	sketch
187:10,19		121:14,15		209:21
188:5	245:17	122:12	simple	
189:13,	247:12	141:5	36:13	skill
14,18,19	217 12	165:8	90:17	49:10
190:6	sideways	168:3	99:20	132:7,21
191:3	240:11		183:13	134:12,21
	245:18	169:6,17	186:18	172:21
193:9,19	signature	171:8,10	simpler	181:2,12
194:2,4,	264:14	172:2,4,	24:3	182:11
16 196:21	204.14	21	24.3	183:15
197:13,21	significanc	173:20,21	simply	184:5
198:8,11,	е	174:3,6,	154:13	186:16
17,22	194:10,14	9,19,20,	211:21	190:4
200:11	aiamifiannt	22 175:4,	244:5	196:3
204:13,15	significant	5,6,11,		208:22
207:11,	40:17	12,15	single	210:9
13,14,15	significant	176:14,	30:2	246:12
209:15,16	ly	17,19	37:17	258:22
220:1	192:13	177:20,22	40:13	
226:4,14,	205:12	178:3,6,	54:11,12,	
21 227:7	233:11	11,21	19 137:16	38:12
229:18	234:13	179:16	206:11	68:17
230:11,		189:14,15	Sio2	slides
17,21	silicide	190:20,22	31:21	96:19
231:12,21	17:10	191:13,16	32:8 42:8	
239:16,21	122:14	192:7	174:19	slightly
240:8,22	170:17	193:12,	175:10	20:6
241:3,5	171:1,15	15,17	173.10	small
242:15,17	194:1	198:15,19	sir	10:2,18
243:1	silicides	200:21	249:14	13:20
244:3,15,	23:3,5	214:10,11	siren	135:7
19 246:7	23.3,3	224:2	60:10	133.7
247:6	silicon	255:17,19	00.10	smaller
247.0	17:12	256:1,7,	sitting	41:19
sidewalls	19:9,19		79:13,15	175:13
149:22	23:3,5,13	10,21	128:17	smallest
170:13	26:11,13	silicon-	185:8	29:5
171:7	28:17	based	186:19	49.5
178:4,22	31:21	192:9	262:4	smooth
180:21	32:8	aimiles		141:5
189:8	41:12	similar	situation	
		52:13	64:10,21	



SAMSUNG V. HOME SEMICONDUCTOR		Index: sojournsspecification		
sojourns	143:7	13,19,20,	spacers	236:5
23:14	161:21	21 154:7,	117:4	specific
anlid	163:21	20 155:6,	161:8	39:6
solid	164:13,	13,20	184:21	
81:12	15,18	156:6,10,	185:10	43:7,8
soluble	165:5,10,	14,16,20,	186:21	45:1
100:11,12	11,12,13	22 157:4,		47:5,9
1	166:4	6,13,14,		50:8
solution	176:4	15 159:10	spaces	53:15
100:22	200:9	162:2,3,	153:11,	56:8
someplace	216:20	5,6	14,22	61:10,14
85:16	217:13	176:22	154:12,	63:19
107:17	218:1,4	177:3,6	14,20	64:10
159:15	219:2,7,	178:2	157:15	71:13
	22 220:19	179:14	spacing	72:18
SOP	221:9	180:11,	156:2	74:11,17,
82:3		12,15,16	157:7	18 76:13
SOPS	222:12 225:16		161:19	85:6
72:1		181:5,7,	101.19	114:5,13,
	229:19	15 182:12	span	19 115:4
sort	230:12,18	183:14	76:4	116:3,21,
18:21	240:7	184:7,9	spatial	22 117:19
23:16	256:5,6,	185:6	119:1	118:6
48:1	7,9,15,	186:15	119.1	120:18
53:20	16,18	187:10,19	speak	121:1
sounds	257:1	188:5	40:19	122:4,7
108:14	space	189:9	158:10	137:10
209:2	146:9	190:8,9	speaking	139:21
205-2	147:8,13	194:16	36:21	154:6
source	148:8,11	195:1		185:9
168:10	151:15,19	196:5,10,	54:18	186:20
174:12	152:20	12,13,16,	72:10	214:17
195:6	155:4,14	22 197:22	109:20	239:19
214:14	176:9	198:1,2,	242:11	259:2,5
217:8	227:13	3,17	special	259.2,5
222:4	227.13	200:11	35:1	specificall
229:10	spacer	209:17	67:18	У
253:17	113:12,14	219:10,13		172:17
254:20,	114:2,7,	220:2,7,	specialist	180:19
21,22	10,16,22	17,22	37:16	184:20
255:1,7,	115:2,11,	221:7,10,	specialty	189:7
14,22	15,22	17 222:1	97:4	191:7
	116:9,18,	225:20		
			species	specificati
256:4,19	20	226:1.17		
256:4,19 257:7,19	20	226:1,17, 18,20,22	88:2	on
256:4,19 257:7,19 source/	20 117:18,20	18,20,22		on 177:16
256:4,19 257:7,19 source/ drain	20 117:18,20 118:16	18,20,22 227:7,17,	88:2	on 177:16 179:2
256:4,19 257:7,19 source/	20 117:18,20	18,20,22	88:2 94:21	on 177:16



SAMSUNG V. H	OME SEMICOND	DUCTOR	Index	: specificsstric
237:4	staff	state	12 193:6,	stop
	17:14	8:9 38:11	8 194:6,	86:15
specifics	22:1	69:15	15 196:9	108:6
80:4			199:14,18	144:13
87:12	stage	stated	200:4,7	243:22
spectrum	196:20	177:5	206:21	
53:10	197:20	statement	207:22	stopping
	227:18	27:7 28:5	213:19	199:19
speculation	stand	75:12	216:5,10	storage
261:22	201:1	130:18	218:5,22	14:19
speech		143:20	219:9,21	29:1
66:20	standard	148:20	•	27 • 1
00 20	72:1 82:3	234:9	225:18	stories
speeds	107:11		226:22	20:18
41:19	173:19	260:18	228:3	a+ a
spell	204:14	statements	239:5	story
8:9	255:5	237:9	stepped	19:8 92:1
8.9			75:5	straight
spent	standardly	stature	73.3	232:3
42:6	142:2	213:9	steps	
	standpoint	stenographi	46:9,16	strategic
spot	51:14	C	47:22	16:7
264:8	31.14	75:4	48:1 49:8	26:19
spread	stands	188:14	53:7,10	27:11
166:10	84:15	100.14	55:15	41:14
	start	step	57:22	strategical
sputter	8:6 16:19	30:2	71:9	
88:13		54:19,20,	72:14	ly (7.11
111:8	48:22	21 55:1,	78:10,16	67:11
sputtered	70:2 94:7	5,18,19	79:2,3,8	strategies
111:6	133:9	57:7,8,9	80:16	15:14,17
111.0	136:15	62:3 78:2		105:14
sputtering	242:22	79:9,14,	81:21	
84:14	started		133:2,3,	strategy
85:3,6	17:1	18 80:10, 11 87:3	10 136:10	15:20
107:14,22	20:10		137:12	19:11
111:7	22:20,22	88:9,10,	164:6	102:18
		11,18,21,	166:19,20	103:6
squared	25:7 32:1	22 89:9,	177:13	104:1
234:18	34:12	11,14,20	184:6	atronatt.
stability	165:7	90:7,9,	258:1,3,	strengths
31:20	168:6	10,21,22	7,9	111:3
J + + 4 O	175:13	91:10,14	259:1,18	stress
stack	starting	101:14	260:2,11	140:18
89:4	163:3	102:10	262:6,22	183:7
184:11	100.0	149:21	263:10	
216:15	starts	163:5,10,	200-10	stretching
	192:18	17 169:6	STI	111:2
	172.10	1 / 109·0		
stacking 214:9	192-10	176:3,7,	119:15,16	strictly



SAMSUNG V. HOME SEMICONDUCTOR		Index: strippingsurface			
72:10	261:8,9,	211:8	28:8	214:9	ĺ
96:11	10,15		130:3		ĺ
	262:8	stuff	164:20	sucked	ĺ
stripping	263:1,2,	15:6	165:3	264:2	ĺ
177:13	4,9,11,18	51:19	166:13	suggest	ĺ
strong		74:15		48:6	ĺ
209:3	structures	96:18	substantial	108:11	ĺ
	23:10,11	103:21	ly		ĺ
structural	28:12	214:20	93:21	suggestion	ĺ
133:2	32:5	250:17	143:11	262:12	ĺ
structure	35:16,22	styles	179:11	suing	ĺ
21:16	88:13	85:3	substantive	11:16	ĺ
45:19	89:6	03.3	74:4		ĺ
46:13	103:19	SU8	7 1 - 1	summarize	ĺ
91:22	106:3	102:5	substeps	20:22	ĺ
105:2	141:18	subject	55:7,16,	summary	ĺ
114:19	153:11,15	7:6 10:16	19,20	16:4	ĺ
115:8	154:13,15	32:13	56:9 58:4	129:15,17	ĺ
133:4,10,	155:1		substrate		ĺ
21 138:16	156:3	submitted	55:10	support	ĺ
139:6	157:8,16,	126:2,11	155:8	127:9	ĺ
143:10	17	127:8	168:16	supported	ĺ
147:22	163:19,21	128:4	174:11	38:14	ĺ
153:10,	245:6	251:4	193:13		ĺ
14,21		252:4	214:13	suppose	ĺ
154:12,	student	subsequence	215:6	72:11	ĺ
14,20	59:22	80:16	216:6	91:20	ĺ
155:22	60:12		210:0	103:14	ĺ
158:13	63:2	subsequent	223:6	261:8	ĺ
170:5,9,	70:4,14	98:5	224:18,20	supposed	ĺ
14 177:6,	students	143:12		6:13	ĺ
	29:12	166:20	225:6,12, 13 227:5	44:15	ĺ
7 178:16	48:7,12	169:6			ĺ
179:10	59:11,13,	192:14	228:14	supposition	ĺ
181:13,	14 65:22	221:19	236:16	32:2	ĺ
18,20,22	66:14	222:1	256:10,	suppress	ĺ
182:7,14,	69:9,14	230:13	11,17	157:21	ĺ
15 187:8	132:19	259:13	259:14	245:18	ĺ
189:19,20	135:6	subsequentl	subsumed	_	ĺ
191:3	137:6,7		164:6	surface	ĺ
194:5,18,		Y 160:22	aubtlatiaa	20:15	ĺ
22 201:22	studied	217:8,12	subtleties	23:2	ĺ
214:6,18	127:6	256:11	56:9 61:5	25:10	
218:11	study		successful	28:14	ĺ
219:17	183:10	subset	42:22	31:10	
243:14,15		40:6	successivel	32:9 84:1	
260:3,11,	studying	substantial		85:13,15,	ĺ
17,19,22	24:11	20020010101	У	17 86:5	ĺ
					ĺ



SAIVISUNG V. H	OME SEMICONL	JUCTUR	index: S	unacesendency
88:2	38:3	46:7	229:12,16	105:16
89:16,17,	39:19	52:20	233:10	107:8
21 90:1,	40:14	53:15	234:12	112:11
4,18	51:2 72:3	62:6		113:2
91:16		69:7,12	teaches	215:21
92:11,12,		77 : 16	207:21	216:1
15,16	T	96:19,22	208:2	242:2
93:1,2,9,		97:2	229:3	255:6
10,19	table	113:18,19	230:6,10	
94:11	232:19	145:12,19	248:6	technology
97:10	233:8,17	146:1	teaching	17:12,16
102:13	235:6,8	157:8	184:15	19:9,19
104:10		159:8	186:11	20:8
105:1,4,	tail	165:10		26:9,11,
11,19	143:17	184:12	team	13 28:2,
106:1,8	taking		40:22	14 36:2,
•	7:2 189:2	188:18	41:3,14	4,5,8
107:16	211:17	226:1	42:18	41:15
119:11	264:15	238:10	43:5	67:7 70:2
138:20		245:9	68:11	106:6
139:1,7	talk	249:19	tooma	115:19
141:5	12:12	252:15	teams 42:5,6	135:21
175:19	39:18	259:22		143:3
224:3	56:17	talks	65:3,4	165:8
243:21	89:9	176:13	67:16,17	173:21
255:17,20	95:14	189:14	Techknowled	236:22
256:3,21	99:10	210:13	ge	
surfaces	105:7		5:18 6:22	tells
17:2	110:12	target	technical	39:1
28:17	114:14	84:17		86:14
86:18,19	138:2	85:5,10	17:14	149:1
87:1 92:2	169:5	111:6	149:1	208:21
93:20	192:18	targeted	technically	temperature
7 0	199:10	142:4	148:18	31:21
surprises		224:8	technique	34:17
81:13	talked	225:15	29:7	55:11
susceptible	35:14			85:12
179:21	68:1	task	84:3,12	168:5
183:4	168:19	37:16	102:19	193:6
	199:9	68:15	103:7	
switch	237:4	taught	104:19	temporarily
258:20	247:16	33:1	105:17	14:21
261:13	249:16	186:14	107:20	tend
sworn	250:7		173:11	65:2
5:6 125:5	talking	teach	255:6	
3.0 123.3	17:18	96:18	techniques	tendency
system	38:8	135:14	25:9 29:2	104:22
37:19	39:17,19	137:20	95:1	
	JJ - ±1, ±J		-	



SAMSUNG V. H	OME SEMICONL	DUCTOR		Index: tensthings
tens	146:3	171:14	204:8,10	89:1
236:4	terms	172:5,18,	220:22	91:12
term	20:22	22 173:5,	221:3,7	93:12
	28:6	15	224:6	142:4
47:19		174:14,21	241:3	161:8
48:3	47:16,17	175:6	244:19	180:15
50:6,9	50:3	176:1	263:6	184:15
51:1,5,9,	52:17	194:2		185:3
12 52:2,	53:17	198:8,12	thicknesses	190:5
13,14	54:7	204:22	222:21	232:22
53:1	60:22	205:3,6,	thin	235:15
58:21	77:14	12,18	22:14,17,	237:12
59:7	82:16	206:10,22	19 23:4,	254:20
62:5,18	108:21	207:2,3,	8,15	234.20
63:19,21	109:21	12 227:11	24:11	things
64:7	112:4	228:13	28:14	9:5 11:22
70:22	150:21		29:2 39:6	12:3
71:3	164:3	229:3,12	61:8 65:8	14:7,16
78:12	+oa+	230:2,6	84:2	17:22
83:11	test	231:5	91:21	20:2 24:3
84:5	81:18	255:18		30:15
85:20	testified	thick	96:3	33:17
88:12	5:6 125:5	187:17,	110:17	35:14
89:11		18,21,22	112:15	37:3
92:5	testifying 76:20	188:2,3,4	142:21	38:20
95:11	76:20		143:6,10	41:15
96:13	testimony	thickening	172:4,6	42:19
97:21	8:17 74:1	172:10	188:10	43:12
108:17	L 0L	thicker	205:21	44:16
110:2	text	90:6,22	214:11	46:15
113:11	164:7	172:8	221:18	49:2,17
115:2	178:10,20	175:21,22	224:10	61:9
119:4,8,	208:6,11	205:12	225:7	62:11
22 123:5,	210:4	224:17	229:19	70:3 89:2
22 123:5, 21 145:13	237:6		230:11,22	95:10
147:2	247:15	thickness	231:11,22	107:21
	248:3	30:22	242:5,13,	
153:6,9	thermal	31:5,13	22 261:9	112:16
154:7	23:11	88:16	thing	136:16
157:14	31:20	89:15,20,	14:11	138:22
158:3,6,9	85:14	22 90:21		139:2,10
159:1,13	138:3,11,	103:2	18:21	140:7
161:3	12,21	161:18	30:9 32:4	156:13
162:6	139:12,19	171:14	44:17	167:19
165:19	140:19	175:3,5,	48:6	184:12,
257:1	150:1	12,14	52:15	15,18
terminology	161:14	187:11,16	69:21	210:10
53:1 56:1	170:19	188:7	87:15,21	216:16
	⊥ / U•⊥ጛ			



SAMSUNG V. H	OIVIE SEIVIICONL	JUCTUR	iiiuex. i	ninkingtransist
236:1,11	165:1	244:14	58:3,10	touching
240:18	throughput	tiny	60:21	158:22
250:12,14	99:5	110:12	63:4,5	tracking
thinking	99.5	110.12	82:4 97:2	60:20
50:21	tie	titled	137:17	00.20
51:18	74:5	131:2	tool-type	trade-offs
31.10	tied	142:20	52:4	43:20
thinned	76:12	249:9	JZ • 1	traditional
220:13,16	159:13	253:15	tools	ly
221:2,10		today	16:10,12,	64:8
222:13,	time	6:1 7:3	16 20:17	
15,20	8:16	8:3 9:6	38:19,22	train
227:6	10:21	23:17	40:3 44:9	65:3
thinner	18:5	42:22	55:1	135:8
91:17,18	19:15	52:18	top	training
	20:15	57:4	38:6	132:12
thinnest	42:10	58:18	66:18	
144:17	55:11	128:17	88:17,20	trajectorie
thinning	65:8	185:8	90:5,6,21	s
222:2	69:11,16	186:19	91:16	227:2
	70:16	249:8,11	106:22	trajectory
thought	78:21	262:4	141:6	223:9
32:20	86:6,7	202.4	141.6	
49:8	102:11	today's	175:15	trans-
52:22	151:21	7:5 46:16		capacitors
68:21	162:9	token	176:21	245:7
82:20	164:20	136:2	181:3,10	transfer
110:4	183:2	130.2	183:6,18	95:6
114:11	186:10,13	told	186:11	96:15
117:16	189:2,5	91:9 92:1	193:4,16	
118:4	210:9	tolerance	203:17,22	transferred
121:18	211:17	102:22	204:11,13	96:3
133:15	215:9,16	242:9	224:12	97:10
135:8	235:20	242.9	225:7	transform
150:19,20	241:11	tomorrow	226:11	100:10
250:8	244:16	264:9,10	232:19	
thousand	246:22	tool	240:7	transistor
88:20	250:19	18:16	241:4	10:22
00.20	253:6	35:3	259:12	71:7
thread	255:10	39:14	topic	115:20
83:6	259:21	48:20	65:2	119:9
three-		49:2,16		165:4
dimensional	timed	54:20	topography	166:14
71:7 88:6	241:19	54·20 55:15	103:3	214:8
102:20	times	56:11	104:7,10	216:12
102:20	9:2 21:13		105:1	217:9,17
	52:2	57:4,10,	146:2	253:16
104:7,10		14,22		



SAMSUNG V. H	SUNG V. HOME SEMICONDUCTOR		Index: transistorsunderstand	
transistors	true	250:11	64:12	47:2
119:13	172:1,3	typed	120:3	uncomfortab
214:14	258:12		132:5	
216:11	tt-b	250:17	138:1,10	le
	truth	types	145:11	208:19
transition	77:7	62:2,5	147:11	uncovered
41:9	truthful	63:22	148:4,9	172:2,4
122:11	8:2	215:13	153:12	
transport	+	typical	155:9,11	undergo 157:19
87:10	truthfully 7:8		160:8	15/.19
88:1	7 • 8	37:7 97:8	162:11	undergradua
117:13	tube	132:13	169:1,8	te
120:10	32:4	146:21	172:16	59:20
121:12	L	244:22	175:2	
140:7	tungsten	typically	176:6,16	undergradua
156:12,18	170:17	40:16	188:19	tes
157:18,19	194:1	49:12	189:4	135:15
·	214:10	60:1 81:3	192:3	underlying
transport-	tunneling	86:2	192:3	103:3
limited	188:8,10	90:3,10		
87:19		91:8	200:5,17	underneath
91:4	turn	94:20	202:10	23:5
treated	20:16	95:7,9,	210:16,22	104:8
97:12	31:10	20,22	214:4	181:20
J 1 • 12	55:8,9,13	99:3	216:8	200:14
treatment	167:8	100:2	220:21	understand
166:20	228:17	101:12,17	221:4,5	7:12,13,
167:21	232:18	101:12,17	222:6	14,18
168:2	233:5		227:21	36:17
255:18	235:1	107:13	230:9	38:15
256:13	turned	111:1,16	233:7	43:2
trench	23:1	112:20	UHV/CVD	44:4,14
26:3 49:4	23.1	119:8	34:18	47:15
	turns	132:16	35:10	48:22
89:4	175:11	136:22		49:17
119:17	two-step	138:20	ultimate	52:19,20
trenches	179:7	236:8	262:7	55:20
89:7	198:18	typing	ultimately	55·20 57:20
Trial	200:22	238:10	24:16	61:21
	207:22		256:17	
12:6	207.22	typo		62:1
trick	type	253:8	ultraclean	63:10
30:21	24:7		34:14	73:17
-mauble	84:11	υ	35:16	82:11
trouble	108:4		ultraviolet	84:20
103:2	116:19		99:6	96:6
troubling	214:21	Uh-huh	J J • U	103:8
		40:9	unclear	107:3



AMSUNG V. HUME SEMICUNDUCTUR		index: understandingvv-a-y-n-		
114:5	17:5	universal	94:19	152:19
116:7,13	4	109:1,12	174:7	241:7,13
117:2	underwritin			244:14,22
120:22	g	universitie	variants	245:16
123:3	18:14	S	71:17	246:6
127:8,10	uniform	136:20	vector	
131:21	61:9 90:5	University	139:6	vertically
134:16	! 6 1	38:11		152:12
142:6	uniformly		vectors	240:11
146:11	88:5	unmark 85:5	36:9,12,	vice
155:5	107:15	85.5	13	17:14
180:17	unintended	unmasked	vehicle	
184:14	79:10,22	166:22	255:15	video
197:9	uniquely	unneeded	velocities	5:15
208:7	258:10	79:18	164:22	view
210:8	230.10	79.10	104.22	89:2
213:10	unit	unusual	velocity	112:13
239:8	48:19	218:3	85:16	135:4
242:7,12	50:4,6	usual	vendors	238:14
243:4	51:4,11,	32:22	97:4	
247:20	15,16	32.22	97•4	viewed
248:2	52:6		version	58:12
254:7	54:9,11,	V	35:3	visibility
255:3	18 55:6,		40:22	45:16
256:22	15,17	vacuum	72:15	vision
259:17	56:12,22	135:20	96:1	34:21
237•11	57:10,12	133.20	238:17	34.21
ınderstandi	58:3,6,	vague	versions	vitae
ıg	11,18	83:7	96:5	13:4
31:20	60:2	97:20	J0.3	voids
65:16	61:14,18	117:9	versus	32:12
71:3	62:15,18	valid	81:11	
77:1,13	63:14,18	109:1	103:3	volatile
132:11	64:4,6,9,		171:15	32:8
135:19	17 65:16	validity	vertical	volatilized
136:15	66:7,15,	128:11	45:19	139:1
145:17	17 71:6,	129:11,19	86:18	
151:4	12 72:6	253:1	87:1	voltage
152:7	73:10	valve	89:17,21	110:8,14,
184:1,4	77:20	55:12	90:4,7,18	17 240:16
193:8	78:6		91:15	volts
ınderstood	81:14	vapor	92:11,16	182:20
7:17	86:5	23:12	93:2,9,20	236:5,18
114:1,4	132:15	42:12,13	146:9	2.2 0,20
223:20		83:12	147:1,8,	
	units	84:6	13	W
ınderwent	86:3	86:21	151:14,19	
			101.11,19	W-a-y-n-e
				-



AIVISUNG V. H	OME SEMICOND	JOCTOR .	II	ndex: waferyea
8:10	85:11	Wong	33:9,14,	works
wafer	90:3	142:22	17,22	47:5 61:5
54:12	97:22	228:18	34:16	137:4
79:13	111:10	229:2,6,	36:9	world
85:18	113:5,8	12 230:6,	37:17	29:3
	140:15	10 232:17	43:19	
87:14	255:11	233:6,10	48:9,14	46:21
111:8	256:20	234:12	61:13	97:3
168:4	259:6		65:3	145:19
174:11	263:13	word	69:16	world's
182:19		47:10	79:11	29:5
236:16	Wednesday	54:21	83:17	_, _
afers	264:16	59:6 62:9		worry
81:17,18,		95:4 96:1	85:9	32:4 38:7
		97:17	107:12	worst-case
19 88:5	15:6	114:11	131:19	241:20
ait	weird	145:17	132:14	241.20
55:10	63:19	147:6	136:15	write
153:12		149:6,8,9	143:2	72:14
168:7	wet	151:6,7	237:14	82:3,4
234:7	24:1,2	152:6	250:2,12	237:11
251.7	94:3,6,8,		254:5	
aived	9,12	153:1,2		writing
264:14	173:10,	155:6	worked	7:9
valk	16,18	209:4	9:8,11	written
	wide	wording	11:3 12:5	72:1
162:9		190:3	15:10,15,	/2.1
213:14	245:21,22		20 19:9	wrong
all	windows	words	30:13	20:22
81:12	137:19	25:16	35:18	209:3
_		150:21	42:11	
anted	wire	151:5	66:15	wrote
12:1	105:9,10	189:11	70:7,16	16:17
27:13	119:12	209:7		
36:1	159:4		workhorse	x
150:8	wires	work	24:3	A
157:2	41:18,20	6:9 8:13	working	
158:16	42:3	16:4 18:8	9:19	X-ray
000.00		21:2,10	16:19	99:1
223:22	106:9	22:9,14		
	200 2	/		
ater		23:8,10,	18:6	
vater 33:2	wiring		26:12	Y
7ater 33:2 113:7	wiring 42:22	23:8,10,	26:12 31:2	У
7ater 33:2	wiring 42:22 106:4	23:8,10, 21 24:4,	26:12 31:2 32:18	
33:2 113:7 174:1	wiring 42:22 106:4 wondering	23:8,10, 21 24:4, 7,9,22 25:4,11	26:12 31:2 32:18 41:6,7	year
water 33:2 113:7 174:1	wiring 42:22 106:4	23:8,10, 21 24:4, 7,9,22 25:4,11 27:15	26:12 31:2 32:18	year 13:17,21
33:2 113:7 174:1	wiring 42:22 106:4 wondering	23:8,10, 21 24:4, 7,9,22 25:4,11 27:15 29:1	26:12 31:2 32:18 41:6,7	year 13:17,21 14:9 66:2
water 33:2 113:7 174:1	<pre>wiring 42:22 106:4 wondering 67:3</pre>	23:8,10, 21 24:4, 7,9,22 25:4,11 27:15	26:12 31:2 32:18 41:6,7 44:9	year



GARY W. RUBLOFF, PHD Volume I SAMSUNG V. HOME SEMICONDUCTOR

August 18, 2015 Index: yield..young

```
12:16
  19:7
  44:14
  49:13
  65:14,19
  71:22
  132:18
  134:6,22
  136:1,8
  137:8
yield
  60:22
  68:11
  81:16,19
  139:4
Yorktown
  22:6
  26:14
  32:17
young
  68:18
```

