1	UNITED STATES PATENT AND TRADEMARK OFFICE
2	BEFORE THE PATENT TRIAL AND APPEAL BOARD
3	Case IPR2015-00460 Patent 6,146,997
4	Case IPR2015-00459 Patent 6,150,244
5	X
6	SAMSUNG ELECTRONICS CO. LTD.,
7	SAMSUNG ELECTRONICS AMERICA, INC., Volume 1 of 2
8	SAMSUNG SEMICONDUCTOR INC., and
9	SAMSUNG AUSTIN SEMICONDUCTOR LLC
10	Petitioner,
11	vs
12	HOME SEMICONDUCTOR CORPORATION
13	Patent Owner.
14	X
15	
16	VIDEOTAPED DEPOSITION OF GARY W. RUBLOFF, PH.D.
17	
18	Washington, DC 20005
19	Wednesday, December 16, 2015
20	
21	
22	



1	
2	
3	Wednesday, December 16, 2015
4	9:09 a.m.
5	
6	
7	VIDEOTAPED DEPOSITION OF GARY W. RUBLOFF, PH.D.,
8	held at the offices of:
9	
10	FISH & RICHARDSON PC
11	1425 K Street NW, 11th Floor
12	Washington, DC 20005
13	
14	
15	
16	Pursuant to notice, before Denise D. Vickery,
17	Registered Merit Reporter, Certified Realtime
18	Reporter, and Notary Public in and for the District
19	of Columbia.
20	
21	
22	



1	APPEARANCES	
2	For the Petitioner and the Witness:	
3	FISH & RICHARDSON PC	
4	1425 K Street NW, 11th Floor	
5	Washington, DC 20005	
6	202.783.5070	
7	BY: JOSEPH V. COLAIANNI, ESQ.	
8	colaianni@fr.com	
9	BY: ANDY I. HSIEH, PH.D., ESQ. (AM Session)	
10	ahsieh@fr.com	
11	BY: DAVID L. HOLT, ESQ. (PM Session)	
12	David.Holt@FR.com	
13		
14	For the Patent Owner:	
15	TECHKNOWLEDGE LAW GROUP LLP	
16	100 Marine Parkway, Suite 200	
17	Redwood Shores, CA 94065	
18	650.517.5200	
19	BY: JERRY CHEN, ESQ.	
20	jchen@tklg-llp.com	
21		
22	Also Present: Patrick Graham, Videographer	



1		INDEX	
2	EXAMINATIO	N OF GARY W. RUBLOFF, PH.D.	PAGE
3	By Mr. Che	n on IPR2015-00460	7
4	By Mr. Col	aianni on IPR2015-00460	157
5	By Mr. Che	n on IPR2015-00459	162
6	By Mr. Col	aianni on IPR2015-00459	213
7			
8		EXHIBITS	
9		RUBLOFF	
10	EXHIBIT	DESCRIPTION	PAGE
11	No. 1	Deposition Testimony of Gary W.	10
12		Rubloff, Ph.D., August 18, 2015	
13	No. 2	Deposition Testimony of Gary W.	10
14		Rubloff, Ph.D., August 19, 2015	
15	No. 3	Declaration of Dr. Gary W. Rubloff	17
16		IPR2015-00460 U.S. Patent No. 6,146,	997
17	No. 4	VLSI Handbook by Einspruch	29
18		IPR2015-00460, Samsung 1014	
19	No. 5	U.S. Patent No. 6,277,720	57
20		Doshi et al., Samsung 1005	
21	No. 6	Declaration of Dr. Gary W. Rubloff	166
22		IPR2015-00459 U.S. Patent No. 6,150,	244



1		RUBLOFF	
2	EXHIBIT	DESCRIPTION	PAGE
3	No. 7	U.S. Patent No. 6,312,994	167
4		Nakamura, Samsung 1004	
5	No. 8	U.S. Patent No. 6,150,244	189
6		Ni, Samsung 1001	
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22		(Exhibits attached to transcript.)	



1	PROCEEDINGS
2	
3	THE VIDEOGRAPHER: Here begins
4	disk 1 in the video deposition of Gary Rubloff taken
5	in the matter of Samsung Electronics Company
6	Limited, et al. v. Home Semiconductor Corporation,
7	before the Patent Trial and Appeal Board, Patent
8	Case Number IPR 2015-00460.
9	Today's date is December 16, 2015.
LO	The time on the video monitor is 9:09. This
L1	deposition is being held at 1425 K Street,
L2	Northwest, Washington, DC 20005.
L3	The court reporter is Denise
L4	Vickery on behalf of Esquire. The video camera
L5	operator is Patrick Graham on behalf of Esquire.
L6	Will counsel please introduce
L7	themselves and state whom they represent, beginning
L8	with the party noticing the deposition.
L9	MR. CHEN: Jerry Chen from
20	TechKnowledge Law Group for Home Semiconductor
21	Corporation.
22	MR. COLAIANNI: Joseph Colaianni



of Fish & Richardson on behalf of the Samsung 1 2 Petitioners. 3 MR. HSIEH: Andy Hsieh, Fish & 4 Richardson, on behalf of Samsung Petitioners. 5 THE VIDEOGRAPHER: Will the court reporter please swear in the witness. 6 7 8 GARY W. RUBLOFF, PH.D. 9 called for examination, and, after having been duly 10 sworn, was examined and testified as follows: 11 CROSS-EXAMINATION 12 BY MR. CHEN: 13 Good morning, Dr. Rubloff. Ο. 14 Α. Good morning. Good to see you again. 15 0. 16 (Laugh). Just before Christmas. Α. Right. So as you know, I'm an attorney 17 Q. 18 with the law firm of TechKnowledge Law Group, and I 19 represent the Respondent Home Semiconductor 20 Corporation and the patent holder. 21 I'll be cross-examining you today 22 regarding your reply declaration submitted in



1	connection with the IPRs filed by the Samsung
2	entities against the Home patents.
3	I will ask you questions related to the
4	subject matter disclosed or discussed in those reply
5	declarations. You will need to answer my questions
6	truthfully and completely. The court reporter will
7	record my questions and your answers in writing.
8	Do you understand?
9	A. Yes.
10	Q. Okay. If your attorney objects, you
11	still must answer all my questions, unless your
12	attorney instructs you not to answer.
13	You understand?
14	A. Yes.
15	Q. Okay. If you do not hear or understand
16	my question, please ask me to repeat or clarify. If
17	you answer my questions, my assumption will be that
18	you understood the questions.
19	Do you understand?
20	A. Yes.
21	Q. Okay. And, of course, if you need a

break, please let me know and we'll take one.



- A. I certainly will.
 - Q. Okay. Can you think of any reason that might affect your ability to provide truthful and complete answers to my questions today?
- 5 A. No, unless I don't know the answer.
- Q. Do you have any questions before we start?
- 8 A. No.

3

4

17

- 9 Q. Okay. Dr. Rubloff, could you and 10 please state and spell your full name for the 11 record.
- A. Gary, G-a-r-y, Wayne, W-a-y-n-e,
 Rubloff, R-u-b-l-o-f-f.
- Q. Okay. Dr. Rubloff, you were previously deposed in connection with the Samsung IPR case number for IPR 2015-00460; correct?
 - A. I don't remember the number of it, but there was a Samsung case, yes.
- Q. Okay. And this was the IPR filed in connection with the Home '997 patent; correct?
- 21 A. Yes.
- Q. Okay. And in that prior deposition, I



1 asked you to let me know if you didn't understand my 2 questions; correct? 3 I think -- I think so. 4 Okay. And I told you in that prior Ο. 5 deposition that if you did not understand my 6 questions, you could ask me to repeat or clarify; 7 correct? I would assume so. I don't -- I don't 8 Α. 9 remember that --10 O. Okay. 11 -- precisely. Α. 12 MR. CHEN: All right. So we'll 13 mark this as two transcripts for two days of deposition. So we'll mark it Exhibit 1 and 2. 14 15 (Document marked, for 16 identification purposes, as Rubloff Exhibit No. 1.) 17 (Document marked, for 18 identification purposes, as Rubloff Exhibit No. 2.) 19 MR. COLAIANNI: Is this one 20 exhibit or two? 21 MR. CHEN: Two. 22 MR. COLAIANNI: Okay.



1	BY MR. CHEN:
2	Q. All right. Dr. Rubloff, I asked the
3	court reporter to mark as Exhibits 1 and 2 the
4	deposition transcripts from your prior deposition in
5	the IPRs filed by Samsung.
6	Exhibit 1 is the transcript from the
7	first day of your deposition and Exhibit 2 is a
8	transcript from the second day of your deposition.
9	You have those now in front of you;
10	correct?
11	A. Yeah.
12	Q. Okay. If you look at Exhibit 1, if you
13	look at page 7 of the transcript.
14	A. Question. The way this is laid out,
15	there are four pages per page. So when you say
16	"page 7," you mean this one?
17	Q. Right. I mean page 7 of the
18	transcript, which refers to
19	A. Okay. I think I understand.
20	Q the upper right-hand corner
21	A. Right.
22	Q of each small section as opposed to



1 the physical page. 2 Α. Yes. 3 Ο. If you look at page 7 of the 4 transcript. 5 Α. Yes. You see there at line 14 --6 Ο. 7 Α. Yes. 8 -- I ask you: Ο. 9 "If you do not hear or understand my 10 questions, please ask me to repeat or clarify. 11 you answer my questions, my assumptions will be that you understood the questions. You understand?" 12 13 And you replied: "Yes." 14 Do you see that? 15 Α. Yes. 16 So does that refresh your memory Okav. 0. 17 as to whether in your previous deposition I asked 18 you to let me know whether you didn't understand any 19 of my questions? 20 Yes. Sure. Α. 21 Q. Okay. 22 Α. I mean, I expected what you just did



- 1 you would have done last time. I just didn't
 2 remember exactly.
 - Q. Right. And so I told you in that prior deposition that if you did not understand my questions, you could ask me to repeat or clarify; correct?
- 7 A. Yes.

4

5

6

16

19

- Q. Okay. And I told you that if you
 answered my questions, my assumptions would be that
 you understood my questions; correct?
- 11 A. Yes.
- Q. And barring circumstances where you asked me to repeat or clarify my -- the question, you understood my questions in those -- that prior deposition; correct?
 - A. I thought I did at the time.
- Q. Okay. And you were truthful in that prior deposition; correct?
 - A. Of course.
- Q. And you gave complete answers to my questions; correct?
 - A. As complete as I could.



- 1 And you stand by the answers you Ο. 2 provided in that prior deposition; correct? There was a clarification in my 3 reply -- is it called reply declaration? -- about at 4 5 least one of the questions and my answer to it, and I'm sure you know which one that is. 6 7 And I stand by what is in my reply declaration, which was an explanation that I was not 8 9 catching the significance of the legal terms you 10 used because I think, on retrospect, I realized that 11 from the transcript and from discussions later that 12 went into my reply declaration that your question 13 really meant, as I understand it now, the nature of 14 the claims language. 15 And when I gave a comment at that 16 point, I was thinking about a specification, a
 - preferred embodiment of the specification.
 - I think it's important to understand that I am not an attorney. I'm a practicing scientist every day and so it's easy for me to -well, hopefully not easy, but it's possible for me to miss the subtlety of the question with regard to



18

19

20

21

- issues which I would call legal in nature. You're talking about the claims, not a specification, and I think you asked me to summarize what the situation was. And I gave the example, as explained in my declaration, of -- of what -- what was in this preferred specification. This is how a scientist thinks.
 - Q. Dr. Rubloff, do you stand by the answers provided in your prior deposition?
 - A. Well, I've indicated clarification in my declaration, my reply declaration. So that qualifies and, in some cases, may change the -- the tone of what's in the dec -- in the deposition. So consider my declaration -- my reply declaration to be an amendment to the deposition testimony.
 - Q. So is it correct then that you do not stand by the answers provided in your prior dec -- deposition?
 - A. I think that's the wrong way to word it. I think the way to word it is that I had a declaration. It's before the court. I had a deposition. I had a reply declaration. And taken



9

10

11

12

13

14

15

16

17

18

19

20

21

1	together, that expresses what I what my opinion
2	is.
3	Q. My question is very simple.
4	Do you or do you not stand by the
5	answers that you provided in your prior deposition?
б	A. As amended by the declaration.
7	Q. Are you retracting the answers that you
8	provided in your prior deposition?
9	A. I don't want to address the question in
10	generality.
11	I cited one example that I recall from
12	my reply declaration, and I don't want to make grand
13	statements about every single word that's in my
14	prior deposition or in a declaration.
15	If there is some that if I stand
16	by the fact that my two declarations and my
17	deposition constitute testimony up to this point.
18	Q. As we covered a few minutes ago, in the
19	previous deposition you were asked to provide
20	truthful and complete answers to my questions;
21	correct?

A. Of course.



1	Q. And you stated that you provided
2	truthful and complete answers to my questions;
3	correct?
4	A. Certainly.
5	Q. And you also stated that you understood
6	my questions; correct?
7	A. I stated that. That's correct, but it
8	is only a reality of human nature and it's the case
9	for a scientist because these issues are complex,
10	and it's particularly the case for a scientist who's
11	dealing with a legal matter to be able to discern
12	very carefully what the legal specifications of that
13	question are.
14	MR. CHEN: This is Exhibit 3.
15	(Document marked, for
16	identification purposes, as Rubloff Exhibit No. 3.)
17	MR. COLAIANNI: Thank you.
18	BY MR. CHEN:
19	Q. All right. Dr. Rubloff, I've asked the
20	court reporter to mark as Exhibit No. 3 your reply
21	declaration submitted in connection with the Samsung
22	IPR 460, which is the IPR filed in connection



1 filed regarding the Home '997 patent. 2 You have that now before you? 3 Α. Yes. 4 Did you draft this declaration? Ο. 5 Α. Yes. 6 Are you aware of any errors in this Ο. 7 declaration? Not at this point. 8 Α. 9 So there are no corrections you would Ο. 10 like to make to this declaration? 11 I have no corrections at this time. Α. 12 Ο. How did you arrive at the 13 opinions included in this declaration? Well, I looked at the -- the 14 Α. 15 declaration of Ron Maltiel and the patent owner 16 response, and looked at what some of the remaining 17 issues were that were raised by Maltiel, and had 18 discussions with the attorneys about which of the 19 issues are of significant enough to put into this 2.0 reply because I didn't want to document -- I 21 certainly didn't want to write a document of a

hundred or 200 pages, and -- and picked the issues



1 and constructed the arguments and wrote them. 2 Did you arrive at the conclusions in Ο. this declaration based on your own analysis? 3 4 Α. Of course. 5 Do some of these conclusions in this Ο. declaration relate to legal issues? 6 7 MR. COLAIANNI: Objection to form. THE WITNESS: Well, I'm not sure 8 9 what you mean by "legal issues." 10 BY MR. CHEN: 11 For example, interpretation of Ο. 12 terminology that might have legal significance. 13 I'm not a lawyer. Α. 14 MR. COLAIANNI: I'm going to 15 object. 16 THE WITNESS: I'm sorry. 17 No, that's okay. MR. COLAIANNI: 18 I'm not a lawyer. THE WITNESS: I 19 don't know what -- I wouldn't know how to explain 2.0 what legal significance has. I know there's 21 discussions of things in the claims and in the 22 specifications.



1	BY MR. CHEN:
2	Q. Okay. Did you discuss, for example,
3	the interpretation of claim terms?
4	A. I don't remember for this
5	declaration? Let me look and see if there's a
6	specific discussion of claim terms. Of course,
7	things rely on what on what the terms in the
8	claim mean. So I guess that's implicit.
9	(Reviewing document).
10	I don't find anything here that is a
11	discussion or debate over the meaning of a claim
12	term, but there certainly are claim terms used in
13	this.
14	Does that answer your question?
15	Q. Sure.
16	So there is content or opinions in your
17	declaration that relate to claim terms?
18	A. Yeah, I think that's that's probably
19	always the case.
20	Q. Okay. Were you able to understand
21	those claim terms as they were used in your
22	declaration?



1	MR. COLAIANNI: Objection to form.
2	THE WITNESS: I think so.
3	BY MR. CHEN:
4	Q. Okay.
5	A. Generally speaking.
6	Q. Previously when I asked you whether you
7	stood by the answers provided in your prior
8	deposition, you stated that there were instances
9	where you could not catch the significance of the
10	legal terms that were used.
11	Do you recall that?
12	A. Yes.
13	Q. And then you also stated that because
14	you are not an attorney and that you're a practicing
15	scientist, it's very easy for you to miss the
16	subtlety of a question with regard to issues that
17	you call legal in nature.
18	Do you recall that?
19	A. I said that.
20	Q. Okay.
21	A. That was a fairly strong statement.
22	That's probably stronger than it needed to be.



I mean, usually I don't miss these things, but there are -- there are situations where a question may be asked. There may be a long discussion as -- as in the case I referred to where basically I then get a question that asks for a very simple answer, and I give an overview that is not going to the specific legal undercurrents of the words in the claims.

The example I have in mind, I think, is for a different patent.

Q. So is it your answer then that you generally can understand questions that might be legal in nature at least in connection with these Samsung IPRs?

MR. COLAIANNI: Objection to form.

THE WITNESS: I think I generally

understand what I need to about the meaning of the claims and about what's said in the specification and the relationship of the specification to the claims and what has been decided or not about the interpretation of terms in the claims, and I think

that's adequate to do my job as a technical expert.



1 BY MR. CHEN:

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

22

- Q. But sometimes you are unable to catch the significance of legal terms that are used; correct?
 - A. No, I don't think that's correct.
 - O. Isn't that what you said?
 - A. That may have been what I said.

What I -- what I meant was that there is so much in these cases that -- I'm -- I'm thinking of a very specific case that happened in a previous deposition and I was asked a question that I think, having looked at it in retrospect, was specifically about the language in the claims.

And I gave an answer, which was after a long discussion over whatever the topic was, I gave an answer which was a very simple explanation, kind of bottom line statement, using as an example for that answer the preferred embodiment of that patent, and that was a simplification where I was thinking about the specification, not about the specific -- specifics of the claims.

So I guess I just missed something



- important that you had said when you referred to the
 claim language, and so I thought I'm talking about
 the patent as a whole and the example I have to
 understand what the intellectual contribution, the
 intellectual property is here in this patent, and I
 thought of and described a specific preferred
 embodiment.
 - Q. Is it true then that sometimes you miss the subtlety of a question with regards to issues that you consider legal in nature?
- MR. COLAIANNI: Objection to form.
- THE WITNESS: Well, I try not to
 do that. I don't think it happens very often but,
 you know, I think people are like this. Normal

human beings are like this.

If my wife asks me a question and I don't listen quite right and understand why she's asking it or where the question is coming from, I may give an answer that is -- is incorrect in getting to exactly what she asked. And I think that's human nature. And I don't think it's correct to make a big deal of it if there's a clarification



8

9

10

15

16

17

18

19

20

21

1 in place, which in the case I have in mind there is. 2 BY MR. CHEN: 3 And so this misunderstanding that you Ο. 4 might have with regards to issues that are legal in 5 nature, this is true with response -- with regard to your response to questions in your deposition; 6 7 correct? MR. COLAIANNI: Objection. 8 Lacks 9 foundation. 10 THE WITNESS: Well, I'm sure we'll 11 come to the question, the question that we're 12 talking around and I -- I would be much more 13 effective in addressing that if we did that in -with some specifics. I don't like making such 14 15 generalities. 16 I think the possibility of 17 spending a day in deposition, of not -- not 18 understanding, not getting exactly what the question 19 was, is not dependent on it being a legal situation 20 or not. I think it's part of human nature and 21 clarifications are warranted in cases like that.

That's what I've done in the case at hand.



1 The legal aspect of it is the sophistication of the legal system of what makes it 2 3 more likely this can happen. BY MR. CHEN: 4 5 So are you then saying that your Ο. questions in deposition are unreliable until you've 6 had a chance to then clarify your responses? 7 Of course not. My questions and my 8 Α. 9 answers and discussion in deposition are 99.9 10 percent what I -- what I meant, what I think, what I 11 want to say, but once in a while on reflection, I 12 realize -- I mean, it's happened before. 13 I've been in other cases, depositions 14 before, and I may walk out for a break and say, 15 wait, I wonder if that question should have been 16 interpreted a little bit differently? And if that 17 were -- that were the case, I probably would have 18 answered it differently. This happens, but it 19 doesn't happen often. 20 Look, look, let me make it very clear. 21 I'm confident that I can address these technical 22 issues and their interaction with the claim language



- in a perfectly accurate manner, with the caveat that
 once in a while a subtlety of the way the question
 was -- was -- was raised may require some
 clarification, and we all know that we're not here
 in depositions to ask questions that are very, very
 precise like I would when I'm working with
 scientists.
 - Q. When you drafted your reply declaration, you did so in consultation with your attorneys; correct?
- 11 A. Yes.

9

10

12

13

14

16

17

18

19

2.0

21

22

- Q. Okay. Was it your attorneys who pointed out the potential misunderstanding in your prior deposition?
- 15 A. Hmm. I don't remember.

I remember reading the transcript and saying, boy, that was kind of a cavalier, quick answer to a complicated situation. And then I guess in discussions with my attorneys, they pointed out, yeah, this is -- this is really misleading because -- I think because you asked about the claim language, not about the specification, and I gave a



- sweeping very brief statement about what the patent is doing, and -- and we decided, you know, it's worth putting that into the declaration -- reply declaration.
 - Q. After you were deposed last time, you were given an opportunity following the deposition to review your transcript; correct?
 - A. Right.

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- Q. And you were given opportunity to submit any errata that might be -- that you might have to the transcript; correct?
- A. Actually, I saw only -- I think I -- I think I was sent only one of the days' transcripts. I think you sent it to me, actually. I'm not sure I got the second one. So I really don't remember.
- Q. Okay. But you didn't submit any errata to your prior deposition transcripts; correct?
- A. No, but in those cases, I would have been looking for things that are more like wording corrections and stuff like that.
 - Q. Okay.



1	A. I didn't pay a lot of attention to
2	that, frankly, because that's what I thought their
3	job was. Somehow I figured my attorneys could do
4	that. They'd find things like that because I guess
5	they look at the transcripts.
6	MR. CHEN: 4.
7	(Document marked, for
8	identification purposes, as Rubloff Exhibit No. 4.)
9	BY MR. CHEN:
10	Q. Dr. Rubloff, I've asked the court
11	reporter to mark as Exhibit No. 4 a document titled
12	"VLSI Handbook" edited by Norman S. Einspruch.
13	A. G. Einspruch.
14	Q. G. Sorry. Norman G. Einspruch.
15	This exhibit was submitted by you in
16	connection with your reply declaration; correct?
17	A. Yes.
18	Q. All right. If you need to I'm going
19	to ask you some questions about the VLSI Handbook
20	exhibit, Exhibit No. 4. If you need to refer to
21	your reply declaration, which is Exhibit No. 3,



please feel free to do so.

1 I believe you start the discussion of 2 this exhibit at paragraph 2B. 3 Uh-huh. (Reviewing document). Α. So the VLSI Handbook, you state in your 4 Ο. 5 declaration that the VLSI Handbook is a well-known textbook in the area of semiconductor processing; 6 7 correct? 8 Α. Yes. 9 All right. And so it is your opinion Ο. that the information in this VLSI Handbook is 10 11 reliable; correct? 12 Yes, at least as of the date that it Α. 13 was written and published. I don't -- I don't 14 remember. Oh, this says 1985. Right. 15 Is it reliable at least as through the Ο. 16 filing date of the '997 patent? 17 MR. COLAIANNI: Objection to form. 18 THE WITNESS: The filing date. Ι 19 don't -- I don't recall the filing date of the '997. 2.0 It's '96 or something like that. 21 BY MR. CHEN: 22 Ο. Yeah.



Yeah, I think it would be a reasonable 1 2 representation of what was known at the time. I mean, you rely on the VLSI 3 Ο. 4 Handbook in your reply declaration to describe what 5 a person of ordinary skill in the art would have understood at the time of the filing of the '997 6 7 patent; correct? Well, I rely on it as one of many 8 9 sources that -- I mean, I just chose this as an 10 example to fortify. I think the issue here was 11 anisotropic versus isotropic etching, but there are 12 countless such sources and -- and much shared 13 knowledge --14 O. Sure. 15 -- that I and many others have at the 16 time. 17 Sure. And you selected this one as an Ο. 18 example of some of many reliable sources of the 19 information that was known at the time? 20 Yeah. Α. Yeah.

Well, actually, if you look at pages 7 and 8.

If you look at page 7 of Exhibit No. 4.



0.

21

1	You see that there are three tables
2	there?
3	A. Yes.
4	Q. What are those tables describing at a
5	high level? We don't need to get into detailed
6	specifics. I'm just trying to understand what those
7	tables show.
8	A. Well, these are some examples of plasma
9	etching capabilities that are for different
10	materials you'd have in semiconductor technology.
11	So silicon, oxygen, titanium, lithium, tantalum,
12	things like that, that can be etched in plasma using
13	various kinds of gases. So gases containing
14	fluorine, chlorine, bromine, which are halogens that
15	are important for the removal of all the species,
16	and also oxygen and hydrogen and so on, these gases.
17	And it's an attempt to give a
18	demonstration of examples for isotropic etching and
19	anisotropic etching and selectivity, which are the
20	kinds of differentiators that you use in choosing a
21	plasma process etch process recipe.

So very often you want to be able to



- 1 have isotropic or anisotropic etching or you want to 2 have selectivity of one material compared to 3 another, which means different etch rates, distinctly different etch rates for one material 4 5 compared to another. And the tables are arranged by 6 7 categories, it appears, associated with whether they're bromine, chlorine containing, or 8 9 fluorine-based, or unsat -- unsaturated fluorocarbon 10 versions of the fluorine-based. 11 And when you say select -- when the Ο. 12
 - table says "Selectivity," what does that mean?
 - Α. If you have a chemical process to Oh. remove or, for that matter, to deposit and react on a surface of some material, it will have some kind of reaction rate. In this case, an etch rate.

So you may have a chemistry for the plasma which etches, let's say, for example, silicon dioxide at a considerably higher rate, maybe a factor of 5 or 10, than a nitride, silicon nitride or then silicon. So that's what selectivity means.

> So if the table says "High over Ο.



13

14

15

16

17

18

19

20

21

- silicon," for example, it means that the etching
 reactant will etch the targeted material at a rate
 much higher than it will etch silicon?
 - A. Yes.

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- 0. Is that correct?
- A. I think that's right. The terminology is -- the terminology that's used -- used in many cases is, it's X is high over Y. And so yes, I think that means X -- the ratio of etch rate in X divided by the etch rate for Y is a large number, not a small number, compared to Y.
- I always do a double-take with the "over" and -- and where that comes from, I think, the use of the word "over," why is it so natural to say "over" is because usually you want to etch a material, and then when you get to the bottom of that material and now there's another material, you want the second material underneath to have a low etch rate so it acts as an etch stop.
 - I always use etch rate ratio.
- Q. So if you look at, for example, the first entry in Table I, the target material is



1	silicon; correct?
2	A. Uh-huh.
3	Q. And then it lists a number of different
4	gases that can be used to etch the silicon?
5	A. Yes.
6	Q. Over there on the in the column that
7	says "Gases."
8	And under "Anisotropy," it says it's
9	isotropic; is that
10	A. Uh-huh.
11	Q. And then for "Selectivity," it says
12	"High over silicon oxide, silicon nitride, metals
13	and silicides."
14	You see that?
15	A. Yes.
16	Q. So that means that when you're using
17	these listed etching materials to etch silicon, they
18	should be able to etch through the silicon, but then
19	they would stop and not etch the silicon oxide or
20	silicon nitride or metals or silicides that might be
21	below the silicon; is that correct?

In a very approximate sense, that's



1 We use the word "stop" and that's because the 2 etch rate decreases dramatically. The caveat to 3 that is that the etch rate is rarely, if ever, zero, 4 precisely zero. So we're always talking about an 5 etch rate ratio --6 Ο. Right. 7 -- of one to the other. Α. 8 Right. Ο. 9 And if you get an etch rate ratio of 5 Α. 10 to 100 --11 Right. 0. 12 -- we call that an etch stop. Α. 13 So there might be some etching, Okav. Ο. 14 but it's minimal? 15 As a scientist, you know, the Α. Yeah. 16 rate of anything you should not assume can be 17 exactly zero. 18 Ο. Okay. 19 It's like the two words never to use 20 are "always" and "never." 21 Okay. Okay. So maybe a few atoms, for Ο. 22 example, of the materials at the bottom; is that



	SAMSUNG ELECTRUNICS VS. HOME SEMICONDUCTOR 3
1	correct?
2	A. I mean, this is the way you do this in
3	practice is you measure the etch rate, and then you
4	can get a real etch rate ratio.
5	Q. Okay. Turning to page 8, looking at
6	Table II. Table II describes the etching properties
7	of unsaturated fluorocarbon plasmas; correct?
8	A. Yeah, that's what it says.
9	Q. All right. And if you look at the
LO	second row, the materials to be etched are listed as
L1	silicon oxide and silicon nitride; correct?
L2	A. Yes.
L3	Q. Okay. And for etching silicon oxide
1 4	and silicon nitride Table II lists a number of

- Q. Okay. And for etching silicon oxide and silicon nitride, Table II lists a number of different of these unsaturated fluorocarbon plasma compounds; correct?
- A. Uh-huh.
- 18 Q. Okay.

16

17

- 19 A. Yes. Sorry.
- Q. It lists the same compounds for both silicon oxide and silicon nitride; correct?
 - A. Yes.



1	Q. Is this because these compounds will
2	typically etch both silicon oxide and silicon
3	nitride?
4	
4	A. At at different rates, certainly,
5	and usually these gas gases are used as mixtures
6	of more than one gas. Not always, but often. So
7	the results you get in terms of degree of anisotropy
8	and selectivity would depend on exactly what the
9	process recipe is, and the temperature.
10	Q. But these plasmas can be used to etch
11	both silicon oxide and silicon nitride; correct?
12	A. Yes.
13	Q. Okay. And then in the next column on
14	anisotropy, it says "Anisotropic at high ion
15	energies"?
16	A. Yes.
17	Q. Okay. And for "Selectivity," it says
18	"High over silicon and III-V compounds"; correct?
19	A. Yes.
2.0	
20	Q. All right. And that "high over

silicon" means that when using these plasmas to etch

silicon oxide and silicon nitride, the etching --



21

- 1 once it etches through the target material, the 2 etching will tend to stop on silicon; correct? 3 Yes, it will certainly slow down 4 substantially. 5 Enough -- it would slow down enough so Ο. that from a technical perspective you would consider 6 the etching to stop on the silicon; correct? 7 From an applications perspective, in 8 Α. 9 some important applications, it would be functionally equivalent to stopping. 10 11 Ο. Okay. 12 But there are numbers that you have to 13 look at. When -- when people design a resist mask 14 or a hard mask, to be able to do the etching, you 15 know, you'd want to know. 16 So, for example, that ratio may require 17 because it's not a perfect selectivity that you 18 adjust the thickness of the photoresist layer 19 because the photoresist also has an etch rate --20 etch rate ratio, and you don't want it to be gone
 - That's not the best example, but it's



before you finish the pattern.

21

1	those kinds of considerations.
2	Q. In any case, these plasmas that are
3	listed in the row we were just talking about will
4	etch silicon oxide and silicon nitride at a much
5	higher rate than they will etch silicon; correct?
6	A. Yes. Right.
7	Q. Are I want to ask you about the
8	the term "anisotropy" or "anisotropic."
9	In the column I mean, in the column
10	or in this row in the column "Anisotropy," the table
11	says "Anisotropic at high ion energies."
12	Do all etches have the same well,
13	let me ask you this.
14	Are there different levels of
15	anisotropy?
16	A. Sure.
17	Q. So some etches could be more
18	anisotropic than others; is that correct?
19	A. Yes.
20	Q. Okay. And how anisotropic an etch is
21	depends on certain parameters; correct?
22	A. Yes.



2.0

- Q. What type of parameters would affect the anisotropy of an etch?
- A. So clearly the -- the materials that are involved. The gas species that are present. The relative concentration of the gas species. The way in which the tool is set up to provide for high ion energies because that's really what decides the direction of the anisotropy.

You know, there's a -- there's a sheath which surrounds all surfaces in a plasma and that sheath has a voltage typically across it. It may be small. It may be large. And if you hook up the electrodes in the plasma one way or another, you can arrange that the electrode is biased to, I believe, at hundreds of volts to accelerate the ions towards the surface you're trying to etch, and so the bombardment energy plays into that.

There's a background chemical etching, which is largely isotropic. It may mean, you know, you can't get rid of that, but you can increase the directional etching that's associated with the ion charge and its acceleration to the surface.

So -- so the parameters that matter are, unfortunately, many. It's what you put into the reactor. It's how you wire it up to provide the plasma energy and the voltages across the sheath and such things.

And it's -- it has to do with the consequences of etching in that system because there will be reaction products which are volatile or partially volatile that may end up on the sidewalls of the feature you're etching down through, and they also end up on the walls of the chamber and that -- that can sometimes affect what the actual composition of gases in the chamber is compared to what you intentionally put in.

- Q. So here in this table where it says
 "Anisotropic at high ion energies," just saying
 something is anisotropic really doesn't tell you
 about the level of anisotropy that would be involved
 because you would need to know the specifics about
 all these other parameters; correct?
- A. Well, I think that in this table, it appears to me they are not trying to distinguish how



much anisotropy the etching gives. And it certainly can't be considering to do that here because if you look at how many permutations of oxide and nitride are with all these gases, there are dozens. All right? So you really couldn't say it there.

I think a statement that may be useful is that usually, usually you would like to have anisotropic etching and to make it quite anisotropic for the very simple reason that the miniaturization of semiconductors attempts to make smaller and smaller devices much more dense. And to be able to pattern those structures properly, you really need to be able to control things with -- to have and exploit a relatively high anisotropy.

So it used to be the world was -- of semiconductors was filled with wet etching, which is in almost every case isotropic, and you lived with the fact that if you wanted to etch down one micron, you're going to etch one micron sideways and now you don't have as much space.

So usually when we talk about anisotropy here, we're talking about trying to get a



- significant number, like 10 or maybe 50, somethinglike that. And maybe I should tell you an example.
 - In a DRAM memory chip, there's a capacitor which is formed by etching down into the silicon about a hundred times as deep as it is wide. So that would require very high anisotropy.
 - Q. For a process engineer to determine the level of anisotropy for a particular etch, the process engineer would need to know about the parameters that you had previously described, for example, the gas species that are present, the relative concentration of the gases, the way the tool is set up, and other parameters; correct? The voltages, for example?
 - A. Yeah, but usually the process engineer arrives to the new job assigned to a tool which is running one of these processes. So he can see, okay, well, this part of the etch process I'm going at a step where the flow rate of this is this and the flow rate of that is that and we're running at 200 watts, or whatever it is. And so he has a starting point and probably some documentation from

other experiments that people using that tool have done.

So it's not guesswork. There's a track record there. Then there are plenty of publications and, for that matter, in the tools and manufacturing, usually they -- they would come with preprogrammed recipes.

So, oh, I want to do at least a factor of 10 anisotropy of nitride over silicon. Let's see what recipes the tool has, or maybe they have it in, you know, a data brochure something like that. Let me try that one and then do a design of experiments in that vicinity of parameters.

- Q. But for a process engineer to determine the level of anisotropy for a particular etch, that process engineer would need to understand the specifics of all the parameters that you had previously described; correct?
- A. The specifics? And to understand?

 I mean, to determine the anisotropy

 degree, there are a couple ways to do that. One is
 to look at the notes for that tool. Another would



- be to do a few experiments where you build a mask
 with a certain opening, let's say to make a trench,
 and you just run the process. Then you take it out
 and you cross-section it and look at an SEM, and you
 measure, you know, what's the vertical profile.
 It's coming down like this and then it's this at the
 bottom.
 - And you see is it straight walls? Is it tapered a little bit or not? And you ask how deep did it get and how wide did it get. How much wider than the mask did it get? And that would be a simple estimate of anisotropy. How much did my pattern widen after going how deep?
 - Q. So are you saying that in order to determine how anisotropic an etch is, you actually have to do the etch and measure the results?
 - A. Well, it may be already documented.
 - Q. Well, let's say you were developing a new process.
 - A. Yeah, then you'd measure it. Sure.
 - Q. Okay.
 - A. But it is done all the time.



9

10

11

12

13

14

15

16

17

18

19

20

21

1	Q. Sure.
2	A. The pathway in the fab from the etch
3	tool to the SEM is probably well-worn.
4	Q. Just knowing what gas you're using is
5	not going to tell you how anisotropic the etch is
6	going to be; correct?
7	A. You mean just what gas?
8	Q. If all you know is the gas, for
9	example.
LO	A. No. No. It will depend on power. It
L1	will depend on what additive gases are included in
L2	that and so on.
L3	Q. Okay.
L4	A. But these are well-defined recipes.
L5	Q. Okay. If you look at
L6	A. You know, it's very much like the
L7	kitchen. You have cookbooks and they give you
L8	recipes to do things. And you can get variations on
L9	that that are mild variations on a theme, depending

on which cookbook, and then depending on who the

cook is, they may make some adjustments to that.

Q. Okay.



20

21

1	A. But, I mean, basically people know
2	about what will happen.
3	Q. Right, but all of those factors that
4	you mentioned could affect the anisotropy of an
5	etch?
6	MR. COLAIANNI: Objection to form.
7	BY MR. CHEN:
8	Q. Is that what you're saying?
9	A. Well, I mean, I listed the factors that
LO	can influence the anisotropy, yeah.
L1	Q. If you look at page 6 of Exhibit 4,
L2	under the heading "Parameters Affecting Anisotropy
L3	and Selectivity."
L4	A. Uh-huh.
L5	Q. And you see it there says:
L6	"Many parameters affect the anisotropy
L7	and selectivity of a plasma-assisted etch. Most
L8	important are the chemical nature of the reacting
L9	gas or gases, the reactor type, gas pressure, and
20	applied RF power and frequency. The gas flow
2.1	electromaterials and spacing wafer temperature and

number of wafers etched at one time (loading) can



also have significant effects."

You see that?

A. Yes.

- Q. And you agree with that statement?
- A. Sure. There are many subtleties to many of these processes, and plasma etching probably has the most subtlety because it's so -- because the mechanisms that are operative can be complicated, quite complicated. And, I mean, this -- this loading is -- is one of the more interesting ones because if you put -- I mean, if you'll think about it this way.

You put more wafers in, you're removing more material. You can only remove material by making volatile products that can land on the walls and -- and land on other parts of the wafer, and -- and it also depends on there's something called ARDE, aspect ratio dependent etching. So the rate at which you can etch a very narrow feature deeply is a different rate than if you have a wide feature.

So people have dealt with this -- this kind of thing for a long time.



1 Anisotropic etching will etch in the 2 vertical direction faster than the lateral 3 direction; correct? 4 Α. Yes. 5 Okay. So if all the parameters are the Ο. same, an anisotropic etch will etch more material on 6 7 a flat horizontal surface than material that is on a vertical surface; correct? 8 9 Α. Yes. 10 O. Okay. What if the surface is sloped? 11 MR. COLAIANNI: Objection to form. 12 THE WITNESS: So when you say 13 "sloped," do you mean the sidewalls look like this? 14 (Indicating). Or you just have like a sliding board 15 like this? (Indicating). 16 BY MR. CHEN: 17 Ο. Let's say you have some --Sure. 18 instead of being perfectly vertical, you have some 19 angle to the surface. 20 MR. COLAIANNI: Objection. Vague. 21 Incomplete hypothetical. 22 THE WITNESS: I haven't thought



1 about that one. That's a complicated one if the -if the tilt is significant because if you're trying 2 3 to do the usual anisotropic etching, you have a flux of ions that have been accelerated to the electrode 4 5 in this direction. But typically that only happens or 6 7 it happens primarily in the sheath region which surrounds the -- which exists right up against the 8 9 electrode. That's where most of the voltage drop 10 is. So I'd have to think hard about 11 12 that one because it -- if it's a substantial tilt, 13 it mixes the mechanisms in a funny way. I'd have to 14 think more about that. 15 BY MR. CHEN: 16 So you can't say whether an Ο. Okav. anisotropic etch process will etch more material on 17 18 a sloped surface than if the surface was a perfect 19 vertical? 20 MR. COLAIANNI: Objection. Vague. 21 Incomplete hypothetical.

THE WITNESS:



22

I'm sorry. You said

1 a sloped surface compared to the vertical surface? 2 BY MR. CHEN: 3 Ο. Yes. 4 (Pause). I don't think I could Α. Hmm. 5 speculate about that. 6 Ο. Okay. 7 Α. I think it's -- it's a more complicated problem. If it's a slight tilt from vertical or a 8 9 slight tilt from -- from lateral, horizontal, I 10 don't think you'd expect a big effect. But at 45 11 degrees, sorry, I'm a scientist, I have to think 12 harder about that one. 13 Okay. If the surface had a contour, Ο. 14 would that also affect the amount of etching that 15 occurs? 16 MR. COLAIANNI: Objection. 17 Incomplete hypothetical. Vague. 18 THE WITNESS: Well, I quess by 19 "contour" you mean it's curved? 20 BY MR. CHEN: 21 Ο. Right.

So -- so it's -- so it's a slanted



Α.

1 version where the slant angle changes with position? 2 Ο. Sure. If I can't really off the 3 Α. Yeah. No. 4 top of my head speculate or -- no, I shouldn't 5 speculate -- answer about the slanted case, then I certainly can't answer for a sloped surface, except 6 7 in the limit that it's a slight tilt from either vertical or horizontal. 8 9 So let me make sure I understand you. 0. 10 In the event that there was only a very 11 slight tilt from either the vertical or horizontal, 12 in those situations there wouldn't be that much of 13 an effect on how much material is etched in an 14 anisotropic etch; correct? 15 MR. COLAIANNI: Incomplete 16 hypothetical. Vague. Asked and answered. 17 It's harder to know THE WITNESS: 18 about the -- the case near vertical than it is the horizontal one. 19 I think there wouldn't be much 20 effect for the horizontal one. 21 A vertical one, I'd have to look 22 at where the base charge layer looks and what is --



what is their resist mask above and where is that 1 2 located and are there entry paths into the space 3 charge region -- the sheath region I should say --4 that would be impinged upon or not. It's harder to 5 say there. BY MR. CHEN: 6 7 Ο. So even a slight tilt or angle in the vertical direction could have unpredictable effects 8 9 on the degree of etching that occurs? 10 Α. No. No. I don't know. I haven't been 11 able to analyze that situation. It certainly isn't 12 unpredictable because what happens is something you 13 can measure, but I haven't done that. 14 O. But you have to measure it to know? 15 Not necessarily. Α. 16 Objection to form. MR. COLAIANNI: 17 THE WITNESS: There are people 18 like Tim Cale and Jim McVittie and lots of people 19 who do plasma modeling, and they can probably answer 20 that question in a matter of weeks if they use their 21 standard codes.



BY MR. CHEN:

1 Ο. Okay. 2 They'd have a -- they'd have a Α. 3 computational prediction of what would happen. would be nice. So, I mean, they understand how to 4 5 do that, but I'm an experimentalist. So I don't do 6 that. 7 And is the same true that if there was Ο. some contour to the surface, that also would lead to 8 9 effects on the amount of etching that could occur? 10 MR. COLAIANNI: Objection. Vaque. 11 Incomplete hypothetical. 12 THE WITNESS: Well, I have -- I 13 have no idea without knowing which is what the 14 contour looks like. 15 The only case that -- that I feel 16 fairly comfortable about is if this is the surface 17 here and if you say, oh, it's tilted a couple 18 degrees that way, I would say probably it's not 19 going to be very different effect. 20 But if you're talking about this 21 (indicating) or you're talking about -- I'm glad we

have video today -- you're talking about this or



- 1 you're talking about this or you're talking about 2 this (indicating), plasmas are complicated to model 3 and so I -- I can't guess at that. 4 BY MR. CHEN: 5 Ο. Okay. And so just to clarify, even though we have a video. 6 7 Α. (Laugh).
 - Q. The -- the only -- when you said that the only case you feel fairly comfortable with, you were referring to the situation where there was a slight angle off of the horizontal surface; correct?
 - A. Yeah. Yeah, and the reason I say that is that when you look at cross-sectional SEMs, like I mentioned earlier, I mean, typically if you take a very good ruler and you draw a very straight line here, it's not exactly flat. There's a little bit of curvature in it, but not enough to -- to spend too much worry about. As long as it's not in some endangered situation with neighboring structures.
 - Q. Okay. We've been going for a little over an hour. Do you want to take a break?

 I mean, I can keep going if you feel,



9

10

11

12

13

14

15

16

17

18

19

20

21

1 you know, you want to. I'm okay for another 20 minutes maybe. 2 Α. 3 MR. COLAIANNI: Up to you. 4 THE WITNESS: I'm -- yeah, 5 let's -- let's keep going. 6 MR. CHEN: Okay. Exhibit 5. 7 (Document marked, for identification purposes, as Rubloff Exhibit No. 5.) 8 9 MR. COLAIANNI: Thanks. 10 BY MR. CHEN: All right. Dr. Rubloff, I've asked the 11 court reporter to mark as Exhibit No. 5 Patent No. 12 13 6,277,720, which is the Doshi reference that I 14 believe you relied on in connection with the Samsung 15 IPR of the '997 patent; correct? 16 Yes. Α. 17 All right. Okay. If you turn to Ο. 18 column 9 of Exhibit No. 5, which is the Doshi 19 reference, and you look at line 46. 20 This is in the section that is 21 describing the contact opening etch process; 22 correct?



1 (Reviewing document). Yes. 2 Okay. What is listed as the etching 0. 3 compound used to etch the BPSG layer? So I guess starting in line 44, 4 5 "chemical species of the etch of the BPSG layer 14." What figure is this referring to? 3E. 6 Includes 7 C4F8, CO, and argon. The C4F8, that is a fluorocarbon 8 9 plasma; correct? 10 Α. Yes. 11 Okay. And that's one of the O. 12 fluorocarbon plasmas listed in Table II of the VLSI 13 Handbook, which is Exhibit No. 4; correct? 14 Α. (Reviewing document). No, I don't see 15 C4F8 in this. There's a C3F8. 16 How come the compound there is not Ο. 17 listed in Table 2? 18 Objection to form. MR. COLAIANNI: 19 THE WITNESS: Well, these are 20 examples. There are other references which would 21 cite many other examples, but I'm not sure about 22 I have to think about it. Let's see. C4F8. that.



1 (Reviewing document). 2 I wonder if C3F8 was supposed to 3 be C4F8. 4 BY MR. CHEN: 5 Are you saying in the --Ο. In the --6 Α. 7 In the VLSI Handbook? O. Excuse me. My chemistry fails 8 Yeah. Α. 9 me as to what the stoichiometry, by the time you get 10 up to 3 carbons, is. I think there's a formula for 11 it, but I don't remember offhand what it is. 12 Right. In your experience, have you 0. 13 dealt with C3F8 before? 14 Α. No. 15 But in your experience, you have dealt Ο. 16 with C4F8? 17 You mean practiced etching with it? Α. 18 Yeah. 0. 19 No. Α. No. 2.0 O. Oh, you haven't. 21 Do you know whether C3F8 is a compound, 22 a fluorocarbon plasma compound that is used for this



type of etching? 1 2 I'd have to look that up in references Α. 3 like this. I don't know how to resolve the distinction between the Doshi reference and the 4 5 Einspruch article here. 6 0. Okay. 7 Α. I'd have to -- I'd have to look 8 something up. 9 Ο. Okay. 10 Α. They may both be perfectly legitimate. 11 It's just not all listed here. 12 0. Okay. 13 I don't know. Α. 14 Q. Okay. If you go down to column 9 line 15 59. 16 Α. Yes. 17 There it lists the compound that's used 0. 18 for the subsequent nitride etch; correct? 19 Α. Yes. 20 And the compound listed there is CHF3; Ο. 21 correct? 22 Α. Yes.



1	Q. And the CHF3 compound is listed in
2	Table 2 of the VLSI Handbook; correct?
3	A. Yes.
4	Q. All right. Have you worked with CHF3
5	before?
6	A. Yeah, that's a much more common one.
7	I'm relatively familiar with it. Have I worked with
8	it?
9	So we usually run these processes in
10	our clean room facility, and I don't since I
11	don't run them and my group these days doesn't do a
12	lot of etching, I can't say that I've been close to
13	CHF3 etching.
14	However, there's work that I've done
15	with Gottlieb Oehrlein, collaborations. He's an
16	expert in plasma processing, and I'd have to look
17	through my publications to try to figure out whether
18	we ever used CHF3 in something that where I was
19	involved at that level.
20	But I wasn't turning the knob that lets
21	the CHF3 in. It's either student my student or
22	my collaborator's student who does that. But CHF3



is guite common, and I certainly recall my 1 2 collaborator Oehrlein having published things with 3 many of these: CF4, CHF3 hydrogen add mixtures, and 4 the like. 5 And CHF3 is highly selective over Ο. silicon; correct? 6 7 Α. Yeah, that's -- that's certainly what it says. It's highly selective for oxide or nitride 8 over silicon, but it probably depends on what 9 10 additives are there. So, I mean, there are so many etch chemistries. They're not all in my head, 11 12 that's for sure. So it may be C -- CHF3 hydrogen, 13 I don't know. CHF3 oxygen. 14 Ο. Looking at the parameters that are 15 disclosed here in Doshi in column 9 --16 Uh-huh. Α. 17 -- at lines 50 -- 61 through 65. Q. 18 Do you have understanding whether the 19 etch compounds used there are highly selective to 20 silicon or not? 21 (Reviewing document). Well, I think --Α.

I think that they probably are in the combination



that's given here. This is not answered in a table 1 2 from the Einspruch reference, but it's kind of 3 indicated that CHF3 is one of the species that can be high selectivity over silicon. 4 5 And, in fact, for the application here where you're trying to remove a thin nitride layer 6 7 that's on top of silicon at least in the diffusion regions, you'd like it to be selective and not to 8 9 etch very fully onto the silicon. 10 MR. CHEN: All right. Why don't we take a quick break and I'll look over some stuff. 11 12 MR. COLAIANNI: Sure. 13 Going off the THE VIDEOGRAPHER: 14 record. The time is 10:37. 15 (Recess - 10:37 a.m. - 10:53 a.m.) 16 THE VIDEOGRAPHER: We are back on 17 the record. The time is 10:53. 18 BY MR. CHEN: 19 Looking back at Exhibit 5, which Ο. 20 is the Doshi reference. 21 Uh-huh. Α.

Looking at the parameters that Doshi

ESQUIRE

0.

1 discloses, for the PC contact etch, does Doshi 2 disclose what type of electrode materials are used 3 for the etch? 4 MR. COLAIANNI: Jerry, where are you looking in 5? Where -- where you referring to 5 somewhere specific? 6 7 MR. CHEN: Yeah. Sorry. I was referring to the section that begins at column 9 8 9 line 34. This is the portion of Doshi where they're 10 describing the PC contact hole etch. 11 MR. COLAIANNI: Okay. Thank you. 12 THE WITNESS: So the question is 13 what? 14 BY MR. CHEN: 15 Does Doshi disclose the electrode Ο. 16 materials that are used for the etch process? 17 Why -- why do you say "electrode Α. 18 materials"? 19 Isn't that something that's used in a Ο. 2.0 plasma etch? 21 Well, you're not etching the electrode Α. 22 as such. He's describing here the etching of



materials. It would be on a silicon substrate 1 2 that's sitting on an electrode. 3 So do you really mean the electrode 4 that's underneath everything? 5 Does the electrode that's underneath Ο. everything effect -- affect the etch? 6 7 Α. The parameters of volt -- of voltage power, I think, like temperature will, but the 8 9 electrode material should -- should have a 10 negligible effect on the etch. 11 Okay. If we look back at Exhibit 4, Ο. 12 which is the VLSI Handbook. 13 Yes. Α. 14 Ο. And we look at page 6. 15 Α. Yes. 16 And you see under the paragraph under Ο. 17 the heading "Parameters Affecting Anisotropy and 18 Selectivity"? 19 Α. Yes. 20 Okay. In the last sentence, it says: Ο. 21 "The gas flow, electrode materials and 22 spacing, wafer temperature, and number of wafers



1 etched at one time (loading) can also have 2 significant effects."

Do you see that?

- A. Yes. I wouldn't expect the electrode material, except under unusual circumstances, to have an effect significant as comparable to the other factors that I see there.
 - O. So --

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

- A. There certainly are places, you know, it says "loading" here. As I said, if you have more wafers on the electrode or fewer wafers on the electrode or larger chamber surface area or smaller chamber, those things can have an effect on the plasma conditions and thereby on the nature of the etch.
- I think this is probably referring to

 -- yes. Yes. In this time frame, this was probably written thinking about the configuration where you would have a fairly large electrode and you could put multiple wafers on it, and that means that the plasma is exposed to and impinging on the electrode and that could be a significant effect.



In the era when people started doing single wafer etching, for the most part, the single wafer would cover nearly all of the electrode and so the electrode material would be much less important.

- Q. So are you saying that what's contained in the VLSI Handbook does not apply to what's described in the Doshi reference?
- A. Well, there's a broad description here in the VLSI Handbook reference and, of course, that applies at some level, but it is -- it is not saying here that all of these factors are equally important or under what conditions which combination of the factors are important. And for sure with a list that long, they can't all be the same importance.
 - Q. Okay.
- A. Some will be more. Some will be less. And the example I'm giving you is that if the configuration is that you're going to use an electrode where the wafers don't cover all of the surface, then the plasma is impinging on the electrode and so the material could matter.
 - In -- in -- in more advanced



- technologies available at the time, you would have
 very little, if any, of the electrode directly
 exposed to the -- the direct plasma because it would
 be a single wafer process.
 - Q. So do you disagree with the statement that electrode materials can also have significant effects on the anisotropy and selectivity of a plasma-assisted etch?
 - A. Do I disagree with that?
- 10 Q. Yes.

6

7

8

9

19

20

21

- 11 A. No. No.
- 12 0. Okay.
- A. So, I mean, to take the example of
 electrode materials, many of these capacitive plasma
 discharge tools that are used for directional
 etching as an anisotropic etching may have an
 electrode that's -- I don't know -- 20, 30
 centimeters across.
 - And if I put one one-inch wafer on it or I fill it with one-inch wafers or -- or if I had a wafer to cover the whole thing, I might see some differences because the etching may be creating



can change the plasma chemistry.

- volatile products coming from the exposed part of
 the electrode that's not covered by my samples.

 That goes into the gas-phase. It can change the
 plasma chemistry. It can go into the walls. That
- So I would not say it can't be an

 effect, but I think it's -- it's not at the level of

 influencing the processes as much as most of the

 parameters listed in the Einspruch reference.
 - Q. Okay. Would you say that the loading or the number of wafers etched at one time would have much more of a significant effect on the anisotropy or selectivity than the characteristic of the electrode material?
 - A. Well, that would depend on which plasma recipe is being used, and there are enough of them.

 I don't think I should speculate --
 - Q. Okay.
 - A. -- about that because it would be too general an answer and there would certainly be exceptions to that answer.
 - Q. Okay. But you agree in general with



5

10

11

12

13

14

15

16

17

18

19

20

21

the statements in the VLSI Handbook that the 1 parameters like gas flow, electrode materials and 2 3 spacing, wafer temperature, and number of wafers etched at one time can have significant effects on 4 5 the anisotropy or selectivity of the plasma-assisted etch; correct? 6 7 Α. Yes, I agree with that. It's at different levels and you have to understand the 8 9 specific cases. Sure. 10 Ο. Okav. And Doshi doesn't --11 These are things which are relatively 12 well understood and for which there are known 13 protocols for assessing these things. 14 Ο. Okay. 15 In other words, those of ordinary skill Α. 16 in the art would know how to sort these issues 17 out --18 Ο. Okay. 19 -- with a well-defined set of 20 experiments. 21 Sure. But Doshi doesn't disclose the 0. 22 electrode materials for the PC contact etch;



1 | correct?

- A. (Reviewing document). No, I don't think that Doshi does, and I don't think it's a significant shortcoming.
- Q. Okay. And Doshi also doesn't disclose the RF frequency for the etch either; correct?
- A. Yeah, that's an interesting question.

 I didn't look for that. (Reviewing document).

I did not look for that. I would be -I wouldn't be surprised if it's not here, and the
reason I say that is that -- I don't know -- 95
percent, maybe more, of directional anisotropic
etches that are done in this time frame with these
kinds of techniques are done at I want to say 13.56
megahertz.

And the reason -- I know that sounds strange because there are many frequencies that could be used, but it's rare cases where other frequencies are used. There are dual frequency applications and so on, but this, I think it's -- I think it's 13.56 megahertz.

And when I teach this in my junior



1 level microprocessing class, I always ask them, 2 where do you think that numbers comes from? And the 3 It's assigned by the FCC so that the answer is: rest of the world knows to avoid that frequency for 4 5 interference, electromagnetic interference. So it's almost certainly 13.56 6 7 megahertz. Maybe that's why they didn't write it down. 8 9 But looking in the section of 0. Okay. 10 Doshi describing the PC contact etch at column 9 11 line 34 through column 10 line 3, Doshi doesn't disclose the specific frequency used for the etch 12 13 process; correct? No, it doesn't say it explicitly. 14 Α. 15 And Doshi also doesn't disclose Ο. Okav. 16 how many wafers are being etched at one time; 17 correct? 18 I don't think so. Α. 19 Okay. Are you familiar with the TEL Ο. 20 DRM reactor? 21 I don't -- I don't know that one Α.

explicitly. TEL is Tokyo Electron Laboratories, I



1	think.
2	Q. Yeah.
3	A. TEL we call it.
4	Q. Right.
5	A. I know that company. In fact, I have
6	students who worked there after they left me.
7	Q. But you're not familiar
8	A. But I don't know the DRM.
9	Q specifically with the DRM? Yeah.
10	A. No.
11	Q. Okay. Okay. If we could look at
12	Exhibit 3, which is your reply declaration.
13	If we look at paragraph 2E, in this
14	paragraph, you reference a section of Doshi. I
15	believe it's column 10 lines 4 to 16, which states
16	that:
17	The two-step etch of the BPSG in
18	nitride is beneficial because 'damages to the
19	corners' sorry let me repeat that because
20	'damage to the corners of gate structures 10 and
21	sidewall filaments 11 is substantially minimized.'"
22	Do you see that?



1 Yes. Near the bottom of page 4; right? 2 When it says that damage is Ο. Yes. 3 minimized, that indicates that the corners of the gate structures and the sidewall filaments will 4 5 still suffer some damage; correct? I'm sorry. You said the corners of 6 Α. 7 what? 8 The gate structure. Ο. 9 Which part of the gate structure? Well, the quote that I just said, it 10 O. said "corners of gate structures 10 and sidewall 11 12 filaments 11." 13 Yeah. Let me -- let me read the 2D and Α. 14 2E --15 Okay. Ο. 16 -- to put this into context. Α. 17 Take your time. Q. Sure. 18 (Reviewing document). Α. 19 So your question at the end of 20 paragraph 2E really is a follow-on to paragraph 2A. 21 So HSC claimed that the etch of the nitride in Doshi 22 would completely remove the nitride layer 30 from



the sidewall of the structure, and that's not true. 1 2 It's clearly explained in -- in my declaration here. 3 This is an anisotropic etch and that's not how they 4 work. 5 So all I'm asking is that where Doshi Ο. says in column 10 lines 4 to 16 --6 7 Now, wait. Let me find it. (Reviewing Α. 8 document). Yes. 9 And you say that -- well, in that Ο. 10 section, Doshi says that. 11 "The two-step etch of BPSG layer 14 and 12 nitride layer 30 is particularly beneficial, as 13 damage to the corners of gate structures 10 and 14 sidewall filaments 11 is substantially minimized." 15 You see where it says that? 16 Α. Yes. 17 Okay. When Doshi says that the damage Ο. 18 is "substantially minimized," that indicates that 19 the corners of gate structures 10 and sidewall 20 filaments 11 will still suffer some damage; correct? 21 Well, this gets to zeros or not zeros. Α.



(Laugh).

It indicates that there could be a very minimal amount of damage to the sidewall filaments. So if you look at the structure in FIG. 3G, which is I think the one you had -- had me looking at, the NC region starts the nitride removal etch with the nitride layer 30 covering the sidewall filaments 11 and the -- 3G -- and so this etch is intended to go through the nitride and then stop as soon as the silicon -- as the nitride is cleared from the diffusion region below.

And so most of that edge won't -- won't touch the sidewall filament or the gate structure, except right at the end when the completely lateral part of that NC region is finally cleared at the same time as the diffusion region is cleared of nitride.

And then it could be -- I don't know -a couple of atomic layers or something like that,
depending on selectivity and how well the etch was
timed, may go into the sidewall filament a little
bit. But the sidewall filament protects the side of
the gate structure, the gate electron, which is the



1 one we're all worried about.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

22

The nitride -- I think it's nitride -cap layer on the gate electrode number 26 also
protects the conductor. And so by providing the
nitride etch stop layer for the BPSG that preceded
-- etch that preceded it and then doing the
anisotropic etch to create the sidewall spacer 30,
the edge of the actual gate electrode structure, the
electrical structure, is protected.

So I would never say that the damage is zero because that's -- that's not realizable, but it's minimal, and that's what Doshi is trying to accomplish.

- Q. But during this etch, you agree that sidewall filaments 11 and nitride cap 26 will be etched to some degree; correct?
- A. Perhaps to a very minimal degree, but it's the surface of those volumes that's furthest removed on the opposite side from where the gate electrode is.
 - Q. Okay.
 - A. And it's the side -- and -- and it's



1 the sidewall filament only near the top region because it's an anisotropic etch. 2 3 Looking at FIG. 3F. Ο. 4 Α. F. 5 This figure depicts the contact hole 0. etch process after the BPSG layer has been etched, 6 7 but before the nitride layer has been etched; 8 correct? 9 Α. Yes. 10 Ο. Okav. Looking at nitride layer 30, at the top and at the bottom of nitride layer 30, the 11 12 layer has some contour; correct? 13 I'm sorry. At the top and the bottom? Α. 14 O. Where nitride layer 30 covers the top 15 corner of the gate --16 Oh. Α. 17 -- there's a contour there; correct? Ο. 18 Where it says "nC" kind of? Α. 19 Ο. Yes. 20 Α. Okay. 21 Nitride layer 30 has a contour there; Q. 22 correct?



1 A. Yes.

2

3

4

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- Q. And at the bottom of the corner of the gate structure and the diffusion region --
 - A. Yeah.
- 5 Q. -- nitride layer 30 also has a contour 6 there; correct?
 - A. Yes.
 - Q. Okay. And nitride layer 30 on the sidewall also has an angle; correct?
 - A. A slight angle. It's -- well, it's drawn as a slight angle. Actually, I'm a little surprised that it's drawn that way because I think the height of the gate electrode structure is half micron or more, and I think given that the nitride is fairly thin, I wouldn't expect much of an angle there. Although there could have been an angle there for the exposed surface that's inherited from the shape of the sidewall of the gate electrode or something prior.
 - Q. But what's shown there, it has an angle; correct?
 - A. It's shown as an angle.



1 So it's not completely vertical? Ο. 2 A small -- small angle, yeah. Α. 3 The nitride layer 30, Doshi Ο. Riaht. 4 discloses that the nitride layer 30 is very thin; 5 correct? I believe so. 6 Α. 7 Doshi says that it should be as thin as Ο. possible; correct? 8 9 Α. Yeah. I have a quick way to tell me 10 where -- where we can find that. Ah. I see 11 actually 9-57. "As nitride layer is relatively 12 thin." Is that what you meant? 13 It's there. I think it's also in 0. 14 another place, and I'm going to find it for you. Looking in column 8 line 14, you see it 15 16 says: 17 "It is preferred that nitride layer 30 18 be as thin as possible to minimize etch time." 19 Right, but sufficiently thick to do its Α. 20 job as a spacer and -- and dopant diffusion barrier 21 in a few lines that follow that.

Where does it say it's to do its job as



Ο.

1 a spacer? 2 Well, I use the word "spacer" meaning a Α. 3 barrier. 4 Oh. Ο. 5 The barrier layers. Typically barrier. Α. 6 But the dopant diffusion layer is what Q. 7 you are referring to? Yeah. 8 Α. Yeah. 9 Okay. Turning to paragraph 2H 0. Okay. 10 of your declaration. Actually, let's look at Doshi 11 again. 12 So the second step of the PC contact 13 etch in Doshi is to etch the nitride layer 30; 14 correct? 15 I'm sorry. The second step of what did Α. 16 you call it? 17 I called it the PC contact. Ο. 18 Yeah, I think that's fair. There's the Α. 19 BPSG oxide etch and then there's the nitride etch. 2.0 Right. The first step is BPSG contact Ο. 21 etch? 22 Α. Right.



1 And the second step is the nitride --Ο. 2 Α. Right. 3 O. -- etch? 4 In the nitride etch, the purpose of 5 that etch is to remove nitride layer 30 and expose the diffusion regions; correct? 6 7 That's one of the purposes. Α. You do not want any nitride 8 Ο. Okav. 9 material left on the diffusion region; correct? 10 Α. Yeah, you'd like to remove all of it. 11 You want to make sure that all -- any Ο. 12 nitride residue over the diffusion region is 13 completely removed; correct? 14 Yeah. Well, completely in the sense 15 that you want a contact area to be as large as 16 you've defined it lithographically or by 17 self-alignment technique. You have a target area. 18 So that's what you'd like to have. 19 The contact resistance is what's 2.0 important here. Well, it's more than that. It's 21 the Schottky barrier height of only a contact and so 22 there are many variables. One of those is the

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.0

21

22

1 contact resistance dependence on contact area.

So if, for example, there is a little bit of nitride level someplace, it will reduce the contact area and increase the contact resistance a little bit. So to say that you have to completely remove in the sense of every atom, that's not -- that's not the case.

- Q. Having nitride material left in the diffusion region would reduce the effectiveness -- effectiveness of the contact; correct?
- A. Yes, by some amount proportional to the area that's impeded.
- Q. And that would reduce the performance of the device you're trying to manufacture; correct?
- A. That's a harder question. Because when you ask about performance, typically you have a number of things that contribute, and let me say, in series to that performance. And so sometimes there's one factor which could impede the performance, but in the scheme of things, something else is doing all the impeding of performance.

So if you make that a little bit



1 better, it doesn't help the performance. 2 that's -- I mean, your statement is -- is, you know, 3 generally what we think about, but in specifics, I don't think it's -- it's an accurate statement. 4 5 Generally speaking, we want to improve each of these components to performance, but I 6 7 always hesitate to stretch things to say -- well, the implication would be if I say that the contact 8 resistance and the amount of nitride that might be 9 10 stuck or something else on that surface -- could be carbon contamination -- if I say that each one of 11 12 these things is going to affect performance, then 13 someplace I'm wrong. In general, you want to have good 14 Ο. 15 contacts; correct? 16 Α. Yes. 17 Okay. And having nitride material left Ο. 18 on the diffusion region would affect the 19 effectiveness of the contact; correct? 20 By some amount, small or large or Α. 21

So when manufacturing these devices,



0.

whatever.

- 1 you do not want to leave nitride material left on 2 the diffusion region; correct?
- A. Correct. You'd like to remove the nitride that you intended in designing the process to do so.
 - Q. Okay. You want to get rid of as much of the nitride material over the diffusion region as possible; correct?
 - A. It's a little too much of a stretch because it may well be that you have a situation where, whether it's nitride or it's carbon residues from the etch or something like that, there's a problem, but it's a little problem.

And so if I say that I have to get rid of as much as possible, I could have a process engineer chasing this for three months full time trying to get rid of that last little bit. And the process integration engineer is saying, it doesn't matter. Don't waste your time.

I'm sorry for being so detailed about this, but I think it's a really important concept.

It's one I teach my students all the time. You have



6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

to look at where are the bottlenecks in the system. 1 2 I mean, semiconductor processes 0. No. 3 are very complicated; right? 4 Α. Yes. 5 A lot of the different steps are Ο. interrelated? 6 7 Α. Yes. And certain factors can affect other 8 Ο. 9 things in unpredictable ways; correct? 10 Α. Yeah. Uh. Sometimes unpredictable. 11 (Laugh). 12 However, you would agree that, in 0. 13 general, you would like to remove the nitride over 14 the diffusion region in order to have a good 15 contact; correct? 16 I agree to that, yes. Α. 17 0. Okay. That's -- that's the purpose of that 18 Α. 19 etch --20 And so --0. 21 Α. -- in part. 22 -- when designing the etch to remove 0.



the nitride layer, you would design in some amount 1 2 of overetch to ensure that the nitride material is 3 removed; correct? 4 Yes, that's likely. Α. 5 When you're manufacturing these Ο. devices, they are manufactured on wafers; correct? 6 7 Α. Yes. And there are millions of these devices 8 Ο. 9 on a single wafer; correct? 10 MR. COLAIANNI: Objection to form. 11 Vaque. 12 THE WITNESS: By "device" do you 13 mean a transistor or do you mean a wafer or --14 BY MR. CHEN: 15 Ο. I don't mean a wafer. 16 -- a circuit? Α. 17 When I'm saying "a device," I'm Q. 18 referring to, for example, the device that's being 19 described in, say, the Doshi reference. 2.0 Well, if you say how many you have when Α. 21 you have a transistor, you have a gate electrode. 22 If you ask how many gate electrode points are there



- where there's a source and drain associated with it,
 yeah, it's millions.
 - Q. So the, for example, the contact hole etching process that we've been talking about, there are millions of these contact holes that need to be etched across the wafer; correct?
 - A. Yes.

4

5

6

7

14

15

16

17

- 8 Q. Okay. And there will be minor
 9 variations between each of the contact holes on the
 10 wafer; correct?
- A. Typically very minor, yes. That's why
 the term "Six Sigma" was -- became very popular kind
 of in that time frame.
 - Q. Right. You would like to keep the vary -- variation as small as possible; correct?
 - A. Yeah.
 - Q. For manufacturability?
- A. Yeah, right.
- Q. But there still inevitably will be some variation?
- 21 A. Yes, absolutely.
 - Q. And this variation would be, for



example, in the thickness of various layers; 1 2 correct? 3 Could be in the thickness, the Α. conductivity or some. 4 Sure. 5 Okay. And when you're designing the 0. process, you need to design the process to take into 6 7 account the fact that there will be minor variations from device to device; correct? 8 9 Yes, you usually try to design -- you 10 usually try to design the processes, the masks, the 11 structures you're trying to make so that they have a 12 certain amount of tolerance to these variations, 13 yes. 14 Ο. So, for example, for some contacts, the 15 nitride layer 30 might be a little bit thicker and 16 for other contacts, the nitride layer 30 might be a 17 little bit thinner; correct? 18 MR. COLAIANNI: Objection. 19 Hypothetical. 20 THE WITNESS: If you -- so -- so 21 normally when people develop let's say the nitride

CVD process, they will characterize uniformity



- These days you have, and in those 1 across the wafer. 2 days actually, that would have been 6- or 8-inch 3 wafers, something like that. You will have specifications that the RMS uniformity has to be 1 4 5 percent on thickness, something like that. So there are variations across the 6 7 wafer, and there may be local variations in -- in thickness in deposition or in etch rate or something 8 9 like that, yes. 10 BY MR. CHEN: 11 Ο. Okay. And so then when you're 12 designing the process to remove the nitride layer 13 30, you want to design it to make sure that it 14 removes that layer for all of your devices across 15 the wafer; correct? 16 Α. Yes. 17 So the etch, for example, would need to Ο. 18 be long enough for the device that has the thickest 19 layer of nitride layer 30; correct?
 - A. Yes. That's what the overage is about.
 - Q. Okay.

21

22

A. In part, at least.



Can you turn to Doshi, which is Exhibit 1 0. 2 5, and could you turn to FIG. 3K. 3 FIG. 3K depicts the results of the 4 bit-line contact etch; correct? 5 Yes, that's what it says, but that's Α. not what it is as depicted. This is detailed in my 6 7 reply. 8 Doshi says that FIG. 3K shows the Ο. 9 result of the bit-line contact etch; correct? I think that's what it says, yeah. 10 Α. 11 Which -- which column are you at? 12 Column 11 lines 11 and 12, it says: Ο. 13 "Following the opening of bit-line contact opening BLC as illustrated in FIG. 3K." 14 15 (Reviewing document). Yes, I know Α. 16 that's what it says. 17 Okay. Now, looking at FIG. 3K. 0. 18 Α. Yes. 19 Looking at the gate structure that is Ο. 2.0 next to the bit-line contact opening. 21 Α. Yes. 22 Ο. FIG. 3K does not show damage to gate



1 structures 10 and sidewall filaments 11 of that gate 2 structure; correct?

A. Yeah, the problem is that FIG. 3K is misdrawn by the draftsman -- draftsman and not caught by the inventors, I quess.

I mean, it's totally inconsistent with the description in the -- in the specification. It is totally inconsistent with the teaching of the patent. And if -- if you look at the description of -- of the BLC etch process, it says at column 10 line 40:

"As in the formation of the plug contact location PC, bit-line contact location, BLC is formed by way of a two-step etch. The first step is an oxide etch" blah blah blah "and this first etch step is carried out under similar conditions as the etch of the -- of the BPSG layer 14 at plug contact locations PC."

And then later on for the nitride, it says essentially the same thing. In other words, this should look just like the plug contact. And when I first studied this patent, I remember



- thinking, what on earth is wrong here? This doesn't
 make any sense. They're doing the same thing. It
 should look -- you know, usually when you do the
 same set of things, you get the same result.
 - Q. You noticed that when you first studied the patent?
 - A. Yeah, I remember this. I said maybe I won't have to worry about the bit-line contact because maybe the issue is all the plug contact, and I said I don't know. I don't have to worry. Until they tell me that -- that I need to worry about it, then I'll just ignore it, but it looked wrong.
 - Q. Okay.

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- A. It's a drafting error and they happen.

 It's shocking how often they happen.
- Q. So you saw this error when you first studied the Doshi reference; correct?
- A. I -- I looked through -- when I look at a patent, I look at how long is the specification and how many figures are there, and I glanced through these and I saw that looks funny. I hope that's a different embodiment, or something like



- that. I didn't look at it after that because I
 hoped that it wouldn't be relevant. But when I got
 into this patent, then the focus was on the plug
 contact.
 - Q. And then you noticed this alleged error in 3K before you submitted your first declaration; correct?
 - A. I vaguely remember noticing this. I guess it -- I don't know. You know, these patents often have a whole bunch of stuff that's not relevant to the patent issue at hand, and some of them have 30 figures and so on and so at least that's my training in this business.

So I didn't notice this at the level that I thought it was significant. I thought I wouldn't have to worry about it. I don't remember exactly when in the process I noticed this, but I remember saying, something looks weird here.

- Q. And this was before you submitted your first declaration; correct?
 - A. I'm not sure when it was.

 I mean, for example, FIG. 2C, the issue



5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

at hand here is primarily the vertical profile
that's achieved by the set of steps to make these
structures and, in particular, on the self-aligned
contact description that involves two different
kinds of etches and sidewall structures and the
like.

So FIG. 2C, I glanced at it, but I don't remember studying that part of the figures or the patent in any great detail, and I don't know when that would have been.

- Q. Are you saying that there's errors in FIG. 2C as well?
- A. No, I'm not saying anything of the like. The reason I know there's an error in 3K is when I got to looking at what -- what do you mean by the invention of a self-aligned contact here and the two layers that are etched in doing that and the sidewall spacer that's formed in doing that so you can make a borderless contact, then I -- I came to the point of focusing on the FIGS. 3 up through G and then following it through because they should be consistent.



And then I saw, oh, I really do have to deal with this and, ah, this is a mistake. I thought it was -- when I first -- when I first saw it, I thought it was -- I don't know. I don't remember what the scenario was, but the first time I looked at it with any intensity, whenever that was, it was pretty obvious to me that this was a drafting error.

- Q. But you don't remember whether you looked at FIG. 3K with any intensity before you submitted your first declaration in this case?
- A. I don't remember timing. Because in understanding the patent, I was focused on 3G and the plug contact, which is most of the description that's given in the spec.
- Q. You said just a few minutes ago, when I first referred you to FIG. 3K, you said:

"When I first studied this patent, I remember thinking, what on earth is wrong here?

This doesn't make any sense. They're doing the same thing. It should look -- you know, usually when you do the same set of things, you get the same result."



1 So you said that you noticed this alleged error or discrepancy between FIGS. 3G and 3K 2 3 when you first studied the patent; is that correct? When I first studied that part of the 4 5 patent. So my recollection is that we had an extensive discussion about the fact that there is 6 7 another place at the NC region in the plug contact where there should have -- should have shown some 8 9 erosion at the top surface of layer 30 and that went 10 into my declaration because that --11 Your first declaration? O. 12 Yeah. Α. 13 Q. Okay. 14 Α. Yeah. So that went into my 15 declaration. I remember we had discussions about 16 What's the meaning of this? Is this drawn 17 And so on. wrong? 18 If I had thought much at that point 19 about FIG. 3K and the BLC contact, I would have put 2.0 that in as well into that declaration. So I don't know when I first noticed 21

this, but I apologize if I prefer not to study



1 things that are not relevant to the case at hand. So when you submitted your first 2 Ο. 3 declaration in connection with Samsung's IPR of the '997, you didn't study the whole Doshi reference; 4 5 correct? I studied it but, you know, you focus 6 7 on different things. So I didn't pick up on this enough to flag it and say, hmm, this -- this is 8 9 wrong. Let's put it in the declaration. 10 Ο. Looking at FIG. 3K, I asked you 11 previously. 12 FIG. 3K does not show damage to gate 13 structures 10 and filaments 11; correct? 14 Α. You mean the left side or the right 15 side of the figure? 16 If you look at FIG. 3K --Ο. 17 Yeah. Α. 18 -- and you look at the transistors or 0. 19 the gate structures next to the bit-line contact 2.0 opening. 21 Α. Okay.



Ο.

Do you see that?

1	A. Yeah, I see that.
2	Q. FIG. 3K does not show damage to the
3	gate structures 10 or filaments 11; correct?
4	A. Yeah, but I don't understand. I can't
5	speculate about that when the figure is drawn
6	incorrectly.
7	If you'd like to have the same
8	discussion about 3G, which is the structure that's
9	described here, then then we can do that. Or
10	there's a version I think I put a version in my
11	declaration of what it should have looked like at
12	the BLC contact, but this would be complete
13	speculation.
14	Q. I'm asking you about the figure that is
15	actually shown in the Doshi reference. Okay?
16	FIG. 3K in the Doshi reference, does it
17	show damage to gate structures 10 or filaments 11 in
18	the structures next to the BLC contact opening?
19	A. I don't know how I would know.
20	Remember, we talked about an etching in
21	the PC contact. We talked about etching the nitride

layer at the NC region. You asked if there would be



- any damage to that edge of the sidewall structure -
 what is it 11? -- 11. And I said yes, it would be

 likely some overetch and so there would be damage,

 but that's the side of the insulator furthest from

 the gate electrode so it won't matter.
- But that is -- that minimal amount of
 erosion by the overetch of the nitride wouldn't show
 up in the figure. So I can't tell it.
 - Besides the fact that the figure is a cartoon that's inconsistent with the rest of the patent. I don't know how to speculate. That's the answer to your question.
 - Q. So you're saying you -- looking at FIG. 3K, you cannot answer whether FIG. 3K shows damage to gate structures 10 or filaments 11; correct?
 - A. Well, I just don't think I should speculate about a drawing that's clearly wrong.
 - I mean, this is not a self-aligned contact hole because the hole in the mask is directly above the edges of the diffusion region. So this is contrary to everything that this patent is about in terms of telling you how to make a



10

11

12

13

14

15

16

17

18

19

2.0

21

- self-aligned contact that's tolerant of lithography errors. The kinds of errors that you were talking about just a few minutes ago.
 - Q. Doshi says that they're trying to form self-aligned contacts?
 - A. Doshi -- as I recall, Doshi doesn't make a big point about -- about calling them self-aligned contacts, but the design is exactly the same and accomplishes the same function.
 - Q. Doshi doesn't use the term "self-aligned contacts" when referring to the contact holes; correct?
 - A. I don't think it's emphasized. I don't know if it's used. I'd have to look through. But that's what's accomplished for sure because that's what spacers are all about.
 - Spacers -- this formation of sidewall spacers is one of the first things I learned when I started moving from pure science to applied science in my career, and it's a very basic principle.
 - Q. Doshi doesn't say that they're trying to form sidewall spacers from nitride layer 30;



1 | correct?

A. Well, I can look through. I don't recall a place where it's emphasized. I don't know if -- if the words are used that way, but it's exactly what function is accomplished. One of the functions that's accomplished.

(Reviewing document). Hmm. So in -in Doshi column 3 line, oh, 45 -- this is in the
background of the invention -- Doshi talks about
using -- let me see.

Silicon nitride is a diffusion barrier for boron and phosphorous which are going to go into the plug contact that -- that fills the hole, and it talks about etching and difficulties in the etch of conformal nitride layers, "particularly in overetching and degradation of the nitride film at the upper corners of structures such as gate structures 10 in FIG. 1.

Attention in this regard is directed to commonly assigned copending application" number number number entitled the "Silicon Nitride Sidewall and Top Surface Layer Separating Conductors."



1	So the sidewall formation is mentioned
2	here. It's not but this doesn't say
3	"self-aligned contact," but one of ordinary skill
4	knows that one of the prime drivers for using
5	conformal deposition followed by anisotropic etching
6	is to form sidewall spacers that help in functioning
7	as diffusion barriers, electrical isolation
8	barriers, and self-alignment of contacts to improve
9	lithography. So I think it's implicit here.
10	Q. Doshi doesn't specifically say that
11	they're forming sidewall spacers with nitride layer
12	30; correct?
13	A. Well, it's clear that that's what
14	happens, and it's clear that that's the motivation
15	that's happening here from what I just cited.
16	I mean, down at the bottom of that
17	column, there's more about this.
18	"These silicon nitride sidewall
19	filaments are conventionally formed by CVD of
20	silicon nitride overall, followed by an anisotropic
21	nitride etch to remove the nitride from the flat
22	active regions, leaving sidewall filaments behind."



1 And you can do that once or you can do 2 it twice. 3 There's no question there that Doshi Ο. 4 forms sidewall filaments; right? 5 Α. Yeah. But when Doshi is describing nitride 6 0. 7 layer 30 --Uh-huh. 8 Α. 9 -- which is not used to form the 0. sidewall filaments, Doshi does not specifically say 10 11 that that nitride layer 30 is used to form spacers; 12 correct? 13 MR. COLAIANNI: Objection to form. 14 Asked and answered. 15 THE WITNESS: (Reviewing 16 document). So in column 10, there's a description 17 of the consequences of the two-step etch of the BPSG 18 and the nitride layer, and it refers to the fact 19 that in -- as depicted in, let's say, 3, 3G or 3F, 20 3F, it talks about the NC region, the damage to 21 The corner there will be very little, and it that. 22 makes it clear we're talking about a highly



1 anisotropic etch to clear the region above the n+ 2 region. 3 And so if there's very little 4 damage at the NC corner and it's a highly 5 anisotropic etch, then the layer 30 will remain on the sidewall as depicted properly in 3F and 3G. 6 7 That's a spacer, whether Answer: it's called a spacer or not. 8 9 BY MR. CHEN: 10 Ο. Doshi doesn't say that layer 30 remains 11 on the sidewall; correct? 12 Well, he essentially does because he's Α. 13 -- he's telling us that you use an anisotropic etch, 14 and that means it's like raindrops. It's coming 15 down from the top, and if there's very little 16 etching at the NC corner region so you'll make --17 don't make damage to the structure -- the sidewall 18 filaments 11 and cap layer there, then it certainly 19 is the case that the sidewall part of layer 30 is 2.0 under the umbrella of that rain. It's not being

Q. Doshi doesn't specifically say that



etched.

21

- layer 30 remains on the sidewall after the nitride 1 2 etch; correct? 3 Well, I can keep looking. I think he 4 implies it, at the very least. 5 But he doesn't say it; correct? 0. (Reviewing document). Let me think. 6 7 (Reviewing document). Well, he talks about barrier to dopant 8 9 diffusion as well. 10 I don't think the words are there, but 11 to one of ordinary skill in the art, I think it 12 would be very clear that the self-alignment 13 technique is practiced here and taught here, and 14 that a spacer does result from anisotropic etching 15 of the layer 30 nitride. 16 I mean, I thought the issue is whether 17 one of ordinary skill, having read this, would know
 - one of ordinary skill, having read this, would know how to do what's taught in the '997 patent, and someone reading Doshi would know how to do that.
 - Q. But you agree that Doshi doesn't specifically teach that nitride layer 30 remains on the sidewall of the gate structure after the nitride



19

20

21

1 etch; correct?

- A. No, I disagree. One of ordinary skill, having read the structures, the conformality of the layers that's produced, and the anisotropy of the etch, would certainly know that the nitride 30 is left on the sidewalls.
- Q. Doshi never states that nitride layer

 30 remains on the sidewall of the gate structure

 after the nitride etch; correct?
- MR. COLAIANNI: Objection. Asked and answered.
 - THE WITNESS: I think -- I think it's implied directly. I haven't looked through every word of the structure to see if there's any other supporting evidence that he's being more or less explicit about it, but the teaching is really clear.
 - BY MR. CHEN:
 - Q. When Doshi is describing the nitride etch of nitride layer 30, Doshi doesn't say that nitride layer 30 remains on the sidewalls of the gate structure after the nitride etch; correct?



1 MR. COLAIANNI: Asked and 2 answered. THE WITNESS: Yeah, I think 3 I've -- I've said about all --4 5 BY MR. CHEN: 6 You have not answered the question. 0. 7 I'm asking you: Does Doshi specifically say that? Does it or does it not? 8 9 you answer that question? 10 Α. Well, I --11 MR. COLAIANNI: Asked and answered 12 multiple times. 13 THE WITNESS: I haven't looked --14 you know, to say that something doesn't exist means 15 you have to look carefully and make sure that it 16 doesn't exist. So I have not looked carefully 17 through this. 18 He certainly does not make it explicit in the words that you're saying, but to 19 20 anyone who reads Doshi and has reasonable ordinary 21 skill in the art, they would know it immediately. 22 My junior level students know it. (Laugh).



1 BY MR. CHEN: 2 Ο. When you say you haven't looked 3 carefully at Doshi --4 No, that's not what I said. 5 I haven't looked for the words you're asking for. 6 7 So in conducting your analysis for the Ο. Samsung IPR, you did not look carefully through 8 9 Doshi to determine whether Doshi specifically says 10 that nitride layer 30 is left on the gate structure 11 after the nitride etch? 12 I followed the technical arguments here, and I knew that it's there. I don't remember 13 14 that I scoured -- I mean, I wasn't faced with the 15 question you're asking, which is, do these words 16 appear in how many pages of text? 17 When I -- when I read -- I'm sorry. 18 I'm a -- I'm a technical person. When I read this, 19 I'm trying to understand what it teaches, and I can 20 easily see what it's teaching me. And in the

context of another patent like the '997, the

language that's used may be different to describe



21

- 1 that, but the function is the same.
- Q. But you agree that words stating that
- 3 | nitride layer 30 is left on the sidewalls of the
- 4 | gate structure after the nitride etch do not appear
- 5 | within Doshi; correct?
- 6 MR. COLAIANNI: Asked and
- 7 answered.
- 8 THE WITNESS: Well, as I said
- 9 before, I haven't found them here yet, but I have
- 10 | not looked exactly for those words.
- 11 BY MR. CHEN:
- 12 Q. Sitting here today, you cannot point me
- 13 | to any portion of Doshi which has the words that say
- 14 | that nitride layer 30 is left on the sidewalls of
- 15 | the gate structure after the nitride etch; correct?
- 16 A. Well, I haven't done that, but I think
- 17 | you're pushing this to limits that, to me, don't
- 18 | make sense.
- I mean, if I -- if I fill this cup with
- 20 | water and I disclose that I'm filling the cup with
- 21 | water and somebody else says, well, there's water in
- 22 | the cup, but I didn't say there's water in the cup,



1 is there water in the cup? Yes, I filled the cup with water. This is kind of argument that I think 2 3 you're pushing here. The functionality is there. 4 Dr. Rubloff, I just need you to answer Ο. 5 my questions. Okay? Can you point me to any portion of 6 7 Doshi which has words that say that the nitride layer 30 is left on the sidewalls of the gate 8 9 structure after the nitride etch? 10 MR. COLAIANNI: Objection. Asked 11 and answered multiple times. 12 THE WITNESS: The description of 13 the etch and its consequences here make it clear to 14 one of ordinary skill that that's the case, but I 15 don't see the words at this point in time. 16 All right. Why don't MR. CHEN: 17 we break for lunch. 18 THE VIDEOGRAPHER: We're going off 19 the record. The time is 12:08. 20 (Whereupon, at 12:08 p.m., a 21 luncheon recess was taken.)

1	AFTERNOON SESSION
2	(1:06 p.m.)
3	GARY W. RUBLOFF, PH.D.
4	called for continued examination and, having been
5	previously duly sworn, was examined and testified
6	further as follows:
7	CROSS-EXAMINATION (CONTINUED)
8	THE VIDEOGRAPHER: We are back on
9	the record. The time is 13:06.
10	BY MR. CHEN:
11	Q. Prior to the break, we were discussing
12	the Doshi reference, which was Exhibit No. 5.
13	The etch parameters that Doshi
14	describes for the plug contact etch are
15	substantially the same as the etch parameters that
16	Doshi describes for the bit-line contact etch;
17	correct?
18	A. I think that's right, but let me look
19	and make sure.
20	You mean for both for both etches,
21	BPSG or the nitride?
22	Q. Yeah, we can address them individually.



(Reviewing document). Yes, I've looked 1 2 at both the BPSG etch and the nitride etch. 3 look essentially the same or certainly very close. The nitride etch described for the plug 4 Ο. 5 contact etch and the bit-line contact etch are identical; correct? 6 7 I -- I think so. I mean, I just 8 scanned them, but it looks that way. CHF3, 50 sscm 9 with CO 175, sscm timed etch 10 seconds or on the 10 order of 10 seconds for the BLC. Yeah, I think so. 11 Okay. And you believe that the Ο. 12 resulting etch profiles for the plug contact etch 13 and the bit-line contact etch should look the same; 14 correct? 15 Well, yes, insofar as the starting Α. 16 structures are the same. With regard to -- with 17 regard -- let's see how this -- are the heights any 18 different for the FETs? I think not. 19 I think so, yes. Certainly they should 20 look a lot more alike than they do with the drafting

error I cited in -- in 3J and K. K. I'm not -- not



21

22

J.

Κ.

1	Q. You also cited a drafting error in FIG.
2	3G; correct? In the figure.
3	A. Yes.
4	Q. The sidewall filaments 11 shown in
5	Doshi are spacers; correct?
6	A. Yes.
7	Q. And Doshi describes the formation of
8	those sidewall filament spacers; correct?
9	A. Yes.
10	Q. And I believe Doshi describes the
11	formation of those sidewall filament spacers
12	beginning at column 7 line 57; correct?
13	A. Yes.
14	Q. And there Doshi states that:
15	"According to the preferred embodiment
16	of the invention, sidewall filaments 11 are formed
17	by first oxidizing the sides of the polysilicon
18	layer 22. A layer of silicon nitride is then
19	deposited overall, and then etched isotropically to
20	remove the nitride from the flat surfaces, leaving
21	sidewall filaments 11 behind."
22	Correct?



1	A. Yes.
2	Q. When Doshi describes the formation of
3	the sidewall filaments, Doshi explicitly states that
4	the nitride material is removed from the flat
5	surfaces while the nitride material on the sidewalls
6	are left behind; correct?
7	A. Yes.
8	Q. There is no such description, no such
9	explicit description of nitride material being left
LO	behind on the sidewalls when Doshi is describing the
L1	etch of nitride layer 30; correct?
L2	A. (Reviewing document). So we're at
L3	column 7 line 60 or something like that? That's
L4	where you mean for the plug contact, this business
L5	about the nitride residue?
L6	Q. No. Column 7 beginning at lines 57 is
L7	describing the formation of the sidewall
L8	filaments
L9	A. Right. Right.
20	Q that we agree are spacers; correct?
21	And when it's when Doshi is

describing the formation of the sidewall filaments,



1	it is explicitly stating that the etching of the
2	nitride material would leave that nitride material
3	on the sidewalls to form the sidewall filaments;
4	correct?
5	A. Yes.
6	Q. It explicitly states that material is
7	left behind on the sidewalls in this case; correct?
8	A. Yes.
9	Q. All right. But Doshi does not do that
10	when it's describing the nitride etch of nitride
11	layer 30 in the plug contact or bit-line contact
12	locations; correct?
13	A. (Reviewing document). So column 7 line
14	62 or so talks about "silicon nitride residue may
15	remain along the sides of field oxide structures 5."
16	And is that what you're trying to
17	compare to the layer 30?
18	Q. No.
19	A. I'm sorry, I'm not following you.
20	The statement about residues of silicon
21	nitride that I see is lines 62 to 65 or so, and it's

talking about the slanted regions at the bird's beak



of the -- of the field isolation regions. 1 2 All right. Let's try this again. 0. 3 Let's look at figure -- let's look at FIG. 3A. 4 5 3A? Α. 6 Q. Yes. 7 Do you see on the gate structure there is the sidewall filaments 11? 8 9 Α. Yes. 10 O. And that's a spacer; correct? 11 Α. Yes. 12 All right. Now, in the section in Ο. 13 column 7 of the Doshi reference, Doshi is describing 14 the formation of those sidewall filament 11s; 15 correct? 16 Α. Yes. 17 And what Doshi says beginning at column Ο. 18 7 line 57, it says: 19 "According to the preferred embodiment 2.0 of the invention, sidewall filaments 11 are formed 21 by first oxidizing the sides of the polysilicon 22 layer 22. A layer of silicon nitride is then



1	deposited overall and then etched anisotropically to
2	remove the nitride from flat surfaces, leaving
3	sidewall filaments 11 behind."
4	Correct?
5	A. Yes.
6	Q. That's what Doshi is saying when it's
7	describing the formation of the sidewall filaments?
8	A. Uh-huh.
9	Q. And when Doshi is describing the
10	formation of the sidewall filaments and Doshi is
11	all right.
12	And when Doshi is describing the
13	nitride etch used to form the sidewall filaments,
14	which is an anisotropic etch, Doshi specifically
15	states that material, the nitride material, is left
16	on the sides of the gate structure to form those
17	sidewall filaments; correct?
18	A. Yeah, "leaving sidewall filaments 11
19	behind."
20	Q. Right.
21	A. That's on the side of the gate
22	elegtrode



1	Q. Right. Right.
2	Doshi but when Doshi is describing
3	the nitride etch for the plug contacts or the
4	bit-line contacts, which are described at column 9
5	beginning at line 56 for the plug contact and column
6	10 line 63 for the bit-line contact, Doshi does not
7	explicitly state that after the nitride etch
8	material is left behind on the sidewalls of the
9	gate; correct?
10	A. (Reviewing document). Yes, I think
11	that's correct. It's not explicit here.
12	Q. Okay.
13	A. But it's the same recipe on 30 as it
14	was for 11. Conformal layer over a structure,
15	anisotropic etching leaves the sidewall field.
16	Q. Well, for the formation
17	A. It doesn't state it explicitly the same
18	way.
19	Q. For the formation of sidewall filament
20	11, Doshi does not actually tell you what the
21	specific parameters of the nitride etch are;
22	correct?



2.0

- A. Yes, I think that's right. It doesn't give as much information. Because the focus of the patent is more on the layers 30 and the BPSG, I think.
- Q. So we can't really say that the etch for the formation of the sidewall filament is the same as the etch for the nitride layer 30; correct?
- A. The etch of the sidewall filament which is CVD nitride. We can't say that because it's not explicit.

I think one would naturally believe that if you have an etch tool that does the anisotropic etching of the nitride sidewall filament and it works, and you have the same tool available in the same factory to do what is essentially a similar thing with nitride on the gate structure 30, that you'd probably end up using that tool and maybe a little different process parameters, but it would be somewhat similar. At least that would be the natural inference, but it's -- it's not explicit. I agree.

Q. And the thickness of the nitride layer



1 used to form the sidewall filaments 11 would likely 2 be thicker; correct? Thicker than nitride layer 30; 3 correct? 4 I don't know that it says that. 5 don't know if it would be or not. 6 It could be? Ο. 7 It could be, sure. Α. 8 Let's look at your reply Ο. Okav. 9 declaration again. This is Exhibit No. 3. In this, 10 I'll direct you to paragraph 4A. 11 And I believe this is the section where 12 you state that some of your -- the testimony that 13 was cited from your prior deposition was -- the 14 characterization of that testimony was improper and 15 misleading; correct? 16 Α. Yes. 17 All right. If you could look at Ο. 18 Exhibit 1, which is Volume 1 of your first 19 deposition, and then let me direct you to page 194 2.0 line 20. Let's start there. 21 So my question at that time was:

"So you're saying then at the point of



the BPSG formation, the nitride layer 30 covering 1 2 the sidewalls of the gate electrode structure is 3 performing spacer function?" 4 And then you answered: "Yeah, and 5 diffusion barrier function. It's not highlighted here because it's probably not as big a problem, but 6 7 I noticed that a lot of attention is given to the diffusion barrier function of the nitride material 8 9 with regard to the source region." 10 I say: "Okay." 11 You say: "It's just a comment." 12 Then moving down to page 195 line 19, I 13 ask you: 14 "FIG. 3. Let's look at FIG. 3D. All 15 This is the figure before the contact right? 16 openings are etched, but you have BPSG layer 14, I 17 believe it is." 18 You say: "Uh-huh." "Right. So looking at 19 Then I ask: 20 FIG. 3D, a person of ordinary skill in the art would 21 look at the portion of nitride layer 30 covering the 22 sidewalls of the gate electrode and say that's a



1 spacer right there?" 2 And then you answer: "Well, I would sav it's a diffusion barrier during BPSG reflow, 3 which is an annealing step." 4 5 And my question was: "So it's not a spacer?" 6 7 And you answer: "Well, a diffusion barrier is a kind of spacer." 8 9 And then I say: "Okay. So it is a 10 spacer?" 11 And you say: "Yes." 12 You see that testimony? 13 Α. Yes. 14 Ο. And that testimony is accurate and 15 truthful; correct? 16 Well, there's a qualification which Α. 17 follows. 18 There are numerous functions of a spacer, and I was asked -- you had asked me whether 19 20 in FIG. 3D configuration where 30 has been deposited 21 as a nitride layer and then there's BPSG, which is 22 commonly deposited at fairly high temperatures and



1 reflow, whether the 30 is functioning as a spacer at 2 that point. 3 And my answer was yes, because it 4 serves as a diffusion barrier for the phosphorous 5 and boron and BPSG. 6 Ο. And that was a spacer under your definition of spacer; correct? 7 Under one of the functions that a 8 Α. 9 spacer can perform. 10 Later on, there's a spacer which is an 11 electrical spacer that's more central to this patent 12 at issue that has a different shape because it's 13 been morphed by the anisotropic etching process to 14 make a new shape. So that's a different spacer. 15 So let's continue with your testimony Ο. 16 from your prior deposition. 17 So after I ask you: "Okay. So is it 18 is a spacer?" 19 And you answer: "Yes." 20 And I say: "Okay." 21 But then you say: "But that's not the 22 spacer that's at issue here. I realize that."



1 Then I say: "I don't follow you." 2 And then you say: "No. I think your 3 question was, at this stage after both etches of BPSG and nitride is done, how do we know that 4 5 there's still a nitride sidewall spacer and that's a different -- that's a different question." 6 I say: "That's a different." 7 And you say: "I may have raised an 8 9 irrelevant question. It was just an observation 10 because there's been so much attention in what you 11 read to the diffusion barrier properties of the 12 nitride." 13 I say: "Right." 14 And then you say: "Sorry if I got us 15 off-track." 16 Now we're at page 197. 17 I think at that point, I had kind of Α. 18 jumped ahead of where your questions were. 19 Now we're at page 197. Ο. 20 Α. Yeah. 21 Line 9. Ο. 22 And I say, my question: "No, no. Ι



1 just want to understand. I mean, maybe it's an 2 important point. 3 Because you're saying that during BPSG formation, that portion of the nitride layer that's 4 5 on the sidewall is acting as a diffusion barrier in the --" 6 7 And then you say: "Lateral." Then I say: "Lateral direction." 8 9 And you say: "Yes." 10 I say: "Thank you." And then I ask: "And I think your 11 12 point was, is that at that stage, that portion of 13 the nitride layer, the portion that's on the 14 sidewall of the gate is functioning as a spacer; 15 correct?" 16 And then you answer: "A diffusion 17 barrier spacer." 18 And then I ask: "And that diffusion 19 barrier spacer is within the definition of spacer 2.0 that you provided in the context of the '997?" 21 And you answer: "Yes." 22 Is that testimony I just read accurate?



A. It's accurate because the -- my understanding of the definition of the word "spacer" is something which spaces between things or something of that order. And that's what I meant when I said yes, it's consistent with the use in the context of the '997.

The '99 -- this -- this shows in the

Doshi reference multiple types of spacers, but if I

go -- I was -- I was trying to address what the, I

guess, court-accepted interpretation is of the word

"spacer." Or agreed-upon interpretation? I

don't -- I don't know the difference.

- Q. What you were saying in your testimony was that the portion of nitride layer 30 that was on the sidewall of the gate structure at that point in the process was a spacer under the definition of "spacer" in the context of the '997 patent; correct?
- A. Yeah, my recollection is that there was some determination that spacer means an element that provides space between things. I'm paraphrasing because I won't get the exact legal wording of it.

 And in that sense, yes.



1	Q. Okay. Looking at paragraph 5A of your
2	declaration, and in this section you're talking
3	about whether a nitride material is removed during
4	the BPSG etch; correct?
5	A. Uh-huh. Yes.
6	Q. All right. And if you look at towards
7	the bottom of paragraph 5A, you say that:
8	"Thus, if any nitride layer is to be
9	removed during the initial oxide etch, a POSITA
10	would have understood that more nitride on the
11	diffusion region would have been removed than
12	nitride on the sidewall, the gate electrode, and
13	this would further help with the sidewall spacer
14	formation."
15	You say that; correct?
16	A. Yes.
17	Q. Okay. And I think you then cite FIG.
18	3F of Doshi; correct?
19	A. Yes.
20	Q. Let's look at FIG. 3F, and you can
21	refer to FIG. 3E as well, I think. FIG. 3E shows
22	the etch process before the BPSG etch and FIG. 3F



1 shows the etch process following the BPSG etch. 2 So during the BPSG etch of the plug 3 contact -- and I'm looking at FIG. 3F. 4 Yeah. Α. 5 The first part of the nitride layer 30 Ο. that would be exposed to etchant is at the top of 6 7 the gate; correct? It would be the top of the 8 Α. No. No. 9 gate and the part above the diffusion region. 10 Ο. You're saying that the portion of the nitride exposed to etchant -- the portion -- okay. 11 12 What you're saying then is that during 13 the BPSG etch --14 Α. I'm sorry. During the BPSG etch. 15 Ο. Right. 16 Excuse me. I misstated. Α. 17 I was -- I was looking at 3F and 18 thinking about the nitride etch. 19 So let me re-ask. Ο. Okay. 20 You're talking -- thank you. Α. 21 Let me re-ask the question. Q.

During the BPSG etch --



1 A. Right.

2

3

4

6

7

8

9

13

14

15

16

17

18

19

20

- Q. -- the first part of the nitride layer

 30 that would be exposed to etchant is at the top of
 the gate; correct?
- 5 A. Yes.
 - Q. Okay. And then as the BPSG etch continues down, more and more of the nitride layer 30 would be exposed to etchant; correct?
 - A. Yes, laterally --
- 10 Q. Right.
- 11 A. -- for the most part, but yes.
- 12 Q. Okay.
 - A. The BPSG surface will recede downward and, yes, that exposes more and more of the nitride sidewall area to the environment of the etch.
 - Q. Right. And as the BP -- then the BPSG continues downward until it hits the nitride over diffusion -- over the diffusion region, which is the flat horizontal portion of nitride layer 30; correct?
- 21 A. Right.
 - Q. Okay. So the flat horizontal portion



- 1 of nitride layer 30 is only exposed to etchant for a very brief period of time during the BPSG etch; 2 3 correct? 4 Well, brief meaning enough to remove 5 it. Oh, I'm sorry. I'm sorry. The BPSG 6 7 etch. Excuse me. The nitride is exposed to the BPSG etch 8 9 for a very brief time as the top surface of the BPSG 10 gets to the nitride top surface and then the BPSG is 11 gone. 12 Right. 0. So --13 Α. Yes. 14 O. -- the portion of the nitride layer 30 15 over the diffusion region, that flat surface at the 16 bottom is only exposed to etchant during the BPSG 17 etch for a very brief period of time?
 - A. That's what I would expect.
 - Q. Okay. But the portion of nitride layer 30 at the top corner or on the sidewalls are exposed to etchant for a longer period of time than the portion of the nitride layer over the diffusion



19

2.0

21

region; correct?

- A. They're exposed to the etchant environment for a longer time, and the top portion is exposed to the flux of -- of reactive ions that do the etching much more than the sidewall is because it's anisotropic etch.
- Q. Okay. So you're saying more of that top portion would potentially be etched than the portion on the sidewall?
 - A. Yes.
- Q. Okay. And the etching of that nitride layer 30 during the BPSG etch would change the contour of nitride layer 30; correct?
- A. Well, I think minimally because it's a selective etch.
 - Q. But it would have some effect?
 - A. Anything has some effect.
- Q. But it would be fair to say that the portion of nitride layer 30 near the top of the gate would be etched more than portions of nitride layer 30 closer to the bottom of the gate just because they're exposed to the etching environment for



- 1 | longer period of time; correct?
 - A. For the BPSG etch, yes.
- Q. Right. Okay.

4

10

11

12

13

14

15

16

17

18

19

20

precursors.

- Are BPSG and TEOS the same material?
- A. Not quite. TEOS -- well, TEOS has two
 different interpretations. It's a molecule. It's
 tetraethyl orthosilicate. And usually in this field
 when people say a TEOS layer, they mean an SiO2
 layer made from that molecule as one of the CVD
 - BPSG is a different mixture of things containing boron and phosphorous as dopants in SiO2 and it's -- it's often deposited from a kind of a spin -- spin-on process. I don't know if -- actually, I don't know if it's spin-on or not, but then a high temperature annealing to turn it into -- to turn it into a SiO2 lattice that has boron and phosphorous impurities.
 - Q. Do they generally etch at the same rates?
- A. Well, certainly not the same rates, but offhand I don't know how much different they are.



1 Okav. Is it generally true that the Ο. thicker the material, the longer it will take to 2 3 etch the material? Objection to form. 4 MR. COLAIANNI: 5 THE WITNESS: Well, in the simplest case and perhaps usually, you would say the 6 7 etch rate is well-defined and independent of how far you've etched so far. So, generally speaking, 8 that's a reasonable statement, but there are 9 10 exceptions that are important. 11 A good example is that in the 12 process of doing plasma etching -- plasma-based 13 etching, particularly anisotropic etching perhaps, 14 if you look at the etch rate of -- let's see, which 15 chemistry should I -- should I give? 16 If you look at the etch rate of 17 silicon in one of these fluorocarbon plasmas, an 18 early discovery in the field was that if you wanted 19 to etch oxide, silicon dioxide and stop on the 20 silicon, you etch through the oxide and I quess 21 that's a fixed rate. And when you hit the silicon, you etch the silicon at some rate. But what happens 22



- is, as you etch that silicon, you form a 1 2 fluorocarbon layer on the surface, which slows down 3 the etch. 4 So the etch products of the 5 reactive chemistry that's going on can change the rate as you go through the material. So I guess 6 7 that's the counter-example that I give you, and those things are fairly common. I mean, if you 8 9 think about what's the consequence of that. 10 If I can etch through oxide at a 11 reasonable rate, and then when I hit silicon after a 12 short time, it builds up this, this passivating 13 fluorocarbon layer, that makes it a selective etch 14 for oxide over silicon. 15 So the zeroth order conclusion is 16 probably yes, the rate doesn't change, but in fact 17 it's very important that in some cases it does 18 change quite dramatically because it gives rise to
- 20 BY MR. CHEN:

selectivity.

- 21 Q. Is all oxidation thermal oxidation?
- 22 A. Oxidation of what material?



1	Q. Silicon.
2	A. Of silicon? No, it's not all thermal
3	oxidation.
4	Q. Are there different forms of oxidizing
5	silicon?
6	A. Sure. You can you can oxidize it
7	with different gaseous reactants: 02, H20, N20, and
8	so on.
9	Q. Right.
LO	A. So that's a thermal oxidation, however,
L1	with different species and then there's an anodic
L2	oxidation. So you can do wet electrochemistry to
L3	form what's called an anodic oxide.
L4	And I guess you could call that a
L5	thermal oxidation because there's no plasma
L6	involved, but I doubt that it's useful for me to
L7	speculate about semantics in these cases.
L8	Q. What is how would one of ordinary
L9	skill understand thermal oxidation?
20	A. Well, in the in the field of
21	electronics, most people would rather directly think

of heating the silicon, if we're talking about



21

- silicon oxidizing, heating the silicon to relatively
 high temperatures in the presence of O2 or H2O or
 sometimes N2O. These would be the most common ones.
 - Q. Okay.

- A. And thereby causing the oxygen from the gas-phase to react with the silicon to make SiO2.

 You could also use ozone.
- Q. If you used ozone without heat treatment, would that be considered thermal oxidation?
- A. Well, I think one could call it thermal oxidation, but ozone is pretty reactive and so it will happen at much lower temperatures. We use it in my research group all the time.
- The complication is that to create ozone, you need something else to happen because, fortunately, we're not breathing ozone when we're in the air, and so you have to have a plasma or ultraviolet light or something to turn 02 into ozone.
- Q. Okay. But a person of ordinary skill in the art wouldn't typically consider that type of



reaction to be thermal oxidation; correct? 1 If you say thermal oxidation, the 2 Α. No. 3 question that would come immediately I think is, oh, you mean dry oxidation, which is 02, wet oxidation, 4 5 which is 02 and H2O, or something else like N2O. In combination with heat treatment like 6 Ο. 7 in a furnace; correct? 8 Α. Yeah. Yeah. 9 What about rapid thermal 0. Okay. 10 annealing? 11 Α. Annealing? 12 Or the use of a laser? Ο. 13 Well, I think I can infer a couple of Α. 14 things from -- from what you're asking. Well, maybe I'm not using the term 15 Ο. 16 correctly. 17 No, but I can explain. Α. 18 So rapid thermal annealing is a 19 technique where you use typically flash lamps -- it 2.0 could be a laser, a CO2 laser or something -- to 21 heat the silicon very fast in the presence of an

oxidant like 02 and then cool it back down.



And the advantage is that you go to a really high temperature, higher than you would in a furnace probably, and you stay there for a short time, and then you cool it down. So it's quick and it's pretty commonly used.

It's called rapid thermal oxidation if there's oxygen present, and the process of heating and cooling in this, quote, rapid thermal way is used even more broadly for rapid thermal annealing, for example, to anneal the dopants that you've implanted and make them active.

Laser is -- is more complicated if you're not just using a laser to heat, and that would be some kind of a photochemical oxidation where the wavelength of light or the photon energy of the light from the laser changes the reaction sequence somehow, but, I mean, this would be only in the research domain.

- Q. But those would not be typically considered thermal oxidation as one of ordinary skill in the art would understand it?
 - A. You mean a photochemical oxidation?



- 1 Right. Ο. 2 I think it would be such a niche interest that probably nobody would know how to 3 4 answer the question. 5 What about --0. I doubt if anybody has thought about 6 Α. 7 it. What about the use of a laser to 8 Okav. Ο. 9 very rapidly heat the surface of the wafer? 10 Α. Well, rapid thermal oxidation by a 11 laser or flash lamps -- there's halogen lamps --12 that's a thermal process. There's no plasma 13 There's no electrochemistry involved. involved. So 14 I would call that thermal oxidation.
 - Q. Okay. But the use of ozone to conduct oxidation is not understood to be thermal oxidation; correct?
 - A. Oh, I'm just saying it's something you could do. I -- I don't know if many people do it.
 - Q. When a person of ordinary skill in the art thinks of thermal oxidation, they would not think of the use of ozone to do the oxidation;



16

17

18

19

20

21

	SAMSUNG ELECTRONICS VS. HOME SEMICONDUCTOR
1	correct?
2	A. No, I don't think so.
3	Q. All right. During thermal oxidation,
4	exposed silicon will oxidize faster than silicon
5	that is covered; correct?
6	A. Covered by what?
7	Q. Covered by some material.
8	A. Well, it's partly a question of
9	numbers. So, for example, if I have a silicon
10	surface and I measure the oxidation rate of that
11	silicon surface, I get a number. If I now cover it
12	by a thin oxide and I measure the oxidation rate,
13	meaning how much how much additional oxide did I
14	grow per unit time
15	Q. Right.
16	A I'll get the same number because
17	it's in the linear growth regime.
18	So for thin layers, the oxygen can
19	diffuse from the gas-phase to the silicon interface
20	and form new oxide, and in those cases the

rate-limiting step has nothing to do with the

thickness of the film that's there because that's



21

- the fast step. The slow step is the bonds. When the oxygen gets to the silicon, it has to re-form bonds.
 - Q. At what point do you emerge from the linear phase?
 - A. So that depends on temperature and -let's see. Temperature. Assuming you're working at
 an atmosphere of oxygen, it's something like a tenth
 micron or something like that. I mean, it depends
 on the temperature, of course.

What's happening is that when you grow the initial oxide, the first layer or the tenth layer or whatever, the oxide is so thin that the oxygen comes, it absorbs, it diffuses through the film, it finds the silicon surface, and it makes new oxide and so that's a linear regime.

And because the slow step is the interfacial reaction and as that grows, eventually you get thick enough that now the slow step becomes the diffusion through the oxide, and that's called the parabolic regime and so this is kind of very standard textbook stuff.



And I think for most typical oxidation temperatures, it's going to be something like a tenth micron. So that would be a thousand angstroms, maybe more.

- Q. How does temperature affect what is the rate limiting step?
- A. Yeah, I wish I had my textbook with me. There's a plot of one over temperature and a log of the rate and in the regime -- in the linear regime, there is an activation energy which tells how effective temperature change is in changing its rate.

And for the parabolic part, when it gets thicker and now the growth slows down, you're then rate limited by diffusion of the oxygen in the existing oxide and that has a different activation energy, therefore, a different temperature dependence, but I don't remember which one crosses which one when.

- Q. When you have higher temperature, the oxygen will diffuse more quickly; correct?
 - A. Yeah.



1	Q. Okay.
2	A. Higher temperature will increase both
3	rates.
4	Q. The reaction rate as well as the
5	diffusion rate?
6	A. Yeah, if you want to call it that.
7	Yeah.
8	Q. Let's turn back to Doshi.
9	Having looked at Doshi a number of
10	times by now, do you have an opinion as to whether
11	the diffusion regions or source/drain regions, as
12	they're described in Doshi, are covered by a gate
13	oxide during the formation of the sidewall
14	filaments?
15	A. Let me let me go to the description
16	of the sidewall filament formation. That was
17	(reviewing document). Yeah, it's very hard to
18	determine this for perhaps a couple of reasons.
19	So according to the preferred
20	embodiment, if that's the one to look at, sidewall
21	filaments are first formed by oxidizing the sides of
22	the polysilicon and then depositing conformal



silicon nitride and then anisotropic etching to remove the nitride from flat surfaces which would include diffusion region.

So during the thermal oxidation that happens first of the sidewall of the polysilicon gate structure, the diffusion region is -- is exposed and so I would expect some oxidation to take place then. But then it's followed by a CVD nitride layer which is then etched from the diffusion region.

So to have an opinion, I'd have to be making a guess or having some knowledge of how that etch is done.

- Q. So you're saying that dermal -- during the formation of the sidewall filaments 11, the diffusion region is exposed to silicon?
- A. During the oxidizing of the polysilicon layer, what's happened before then is that the gate structure is formed by etching. That would clear the surface of the diffusion regions, presumably if they cleaned up the residue, any RIE residue correctly, and then the next step is to oxidize the



- polysilicon. So what you -- I'm sorry. The next step is the -- is the implantation which will cause some damage and so on, and maybe the implanter isn't as clean as it should be. So you might get some oxidation then.
 - And after that, the CVD is put down and then it's etched away. And I would guess that if you wanted to overetch that, then you'd have exposed silicon at the end.
 - Q. Okay.

- 11 A. And then you put the CVD stop layer 12 down.
 - Q. Is it your opinion that at the stage where Doshi says "Sidewall filaments 11 are formed by first oxidizing the sides of polysilicon layer 22" that the diffusion regions or source/drain regions are exposed to silicon?
 - A. Assuming that in the reactive-ion etching process, the anisotropic etching formed the sidewall filaments has been done right -- I'm -- I'm sorry.

Assuming that the etching to define the



gate didn't cover the silicon surface with residues or the process was -- let me say it again.

You etch the gate structure. Typically there's a certain amount of residue after etching that could be on the silicon. So assuming that that was cleaned up, which you can do as the end of the etch step in different ways -- actually sometimes you do it with oxygen to burn off carbon residues.

Okay. Let's assume an ideal case.

Q. Okay.

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

A. I'm sorry. I think -- I think I know too many details for making this a simple question.

You etch the gate structure and let's assume conditions are ideal and there's nothing covering the diffusion region silicon. You implant and, hopefully, you don't put a layer on top of that then, and then you grow the sidewall oxidation of the polysilicon. You would also grow some oxide on the diffusion region.

Then you put the CVD nitride over the whole structure, do an anisotropic etch, and when you etch it away, the question is: If there was an



oxide underneath the nitride, do you etch that, too? 1 2 And I don't know the answer to that. 3 I'm sorry. I gave you much more than 4 you wanted. 5 That's okay. 0. I want to focus only on that specific 6 7 step where the sides of polysilicon layer 22 are oxidized, just right at that stage and in the --8 9 You're looking at 3 what? Α. 10 Ο. I'm looking at column 7 line --Okay. Okay. But, I mean, to visualize 11 Α. 12 it, it would be you're talking about structure 11? 13 Structure 11 --O. 14 Α. Right. 15 -- is the sidewall filament, yes. Ο. 16 Right. Α. 17 Q. Correct. 18 And in column 11 at line 57, it says: 19 "According to the preferred embodiment 20 of the invention, sidewall filaments 11 are formed 21 by first oxidizing the sides of the polysilicon 22 layer 22."



1	Correct?
2	A. Uh-huh. Yes.
3	Q. And it is your argument and Samsung's
4	argument that during that oxidizing step, the
5	diffusion region is exposed to silicon and therefore
6	would also be oxidized during that step; correct?
7	A. Right. If you're doing things right,
8	that's what would happen.
9	Q. Okay.
10	A. Meaning you know how to clean up the
11	RIE residue and stuff like that.
12	Q. And I just wanted to confirm that your
13	opinion was, was that in an ideal case, assuming
14	that you didn't have leftover residue from the
15	previous oxidation
16	A. That oxidation, yeah.
17	Q that the diffusion region is exposed
18	to silicon at the time that that polysilicon layer
19	22, the sides of that polysilicon layer 22 are being
20	oxidized?
21	A. Right.
22	O In the description here in Doshi where



- it's talking about this oxidizing step, Doshi 1 2 doesn't actually say that the diffusion region or 3 the source/drain regions are oxidized; correct? I think that's correct. 4 5 Doshi also doesn't say that the gate Ο. oxide layer over the diffusion region or 6 7 source/drain regions is thickened; correct? Well, the question is whether the gate 8 Α. oxide has been etched away over the diffusion region 9 10 or not. The part that's underneath the FET gate is not exposed to oxygen, so it shouldn't thicken. 11 12 Doshi doesn't say any oxide layer is 0. 13 being thickened during this step; correct? No, Doshi doesn't address what's going 14 Α. 15 on at the surface of the diffusion region at all. 16 All right. Ο. 17 So we're left to infer from what we Α. 18 know in the art what's likely to happen.
 - Q. And when Doshi discusses the oxidation of the polysilicon layer 22, it just says that the sides of that layer are oxidized; correct?
 - A. Yes, that's what he says.



20

21

1 It doesn't say thermal oxidation; Ο. 2 correct? 3 (Reviewing document). No, it doesn't Α. 4 say the word "thermal." 5 MR. CHEN: I want to take a break. I'm going to check my notes, and then maybe we can 6 7 move on to the next one. 8 MR. COLAIANNI: Okay. 9 THE VIDEOGRAPHER: Okay. We're going off the record. The time is 14:14. 10 11 (Recess - 2:14 p.m. - 2:41 p.m.) 12 THE VIDEOGRAPHER: We are back on the record. The time is 14:41. 13 14 BY MR. CHEN: 15 Looking back at Doshi, which is Exhibit Ο. 16 5, and my question is regarding the etch, the 17 nitride etch that's used to etch nitride layer 30 in 18 the plug contacts and bit-line contacts. 19 The etch of that nitride layer is 20 selective to silicon; correct? 21 Let me find it here just to make sure. Α. 22 (Reviewing document).



Well, the description that I find earliest is in column 9 describing CHF3 and CO as a timed etch. So I don't see that it says it's selective, and I don't recall anything earlier than that having said that.

Am I missing something?

- Q. Do you have an opinion as to whether that nitride etch is or is not selective to silicon?
- A. So we had a discussion about the Einspruch reference and the table which said that CHF3 can be anisotropic and it also said it can be high selectivity compared to silicon.

So I would assume it's going to be selective, but if it's a very thin layer nitride, which it's fairly thin, selectivity may not be the dominant quality necessary where there's a timed etch.

But my -- my presumption is that that chemistry will be selective. Usually you pick a selective chemistry if you have it available.

Q. Assuming that the nitride etch is selective to silicon, if you did have some amount of



- overetch, you would not really damage the silicon surface below; correct?
- A. Well, if you're going to remove all of
 the nitride, then you have to etch into the silicon
 a little bit. Now, I wouldn't call that damage.

 Unless the -- well, unless the ion energy is too
 high, which it can be in these cases.
- So, I mean, some of these etch
 chemistries I know can involve quite deep
 penetration of hydrogen atoms from the plasma. So,
 you know, it's conceivable there would be some
 damage. Hopefully not.
 - Q. With a selective nitride etch, the intention is for the etching to stop on the silicon surface; correct?
 - A. Yes.

14

15

16

17

18

19

20

21

- Q. So that even if you designed in a degree of overetch to make sure you cleared all the nitride material from the contact, you would not materially damage the silicon surface; correct?
 - A. That's certainly the goal.
 - Q. Okay. Turning to Doshi column 7, and



1	this is where Doshi is describing the formation of
2	the gate structure. I'd like to direct your
3	attention to column 7 line beginning at line 39,
4	where Doshi says that:
5	"Also in this example, gate structures
6	10 are formed as layered structures, including
7	polysilicon layer 22 in contact with gate oxide 8,
8	tungsten silicide layer 24 overlying polysilicon
9	layer 22, and silicon nitride layer 26 overlying
LO	tungsten silicide layer 24."
L1	You see that?
L2	A. Yes.
L3	Q. And that describes the various layers
L4	within the gate stack; correct?
L5	A. Yes.
L6	Q. Okay. Then it says:
L7	Each of polysilicon layer 22, tungs
L8	silicide layer 24, and silicon nitride layer 26 are
L9	deposited by way of CVD, and are then etched to the
20	desired pattern preferably, by first defining a
2.1	pattern using conventional photolithography to

protect nitride layer 26 at the gate structure



1	locations, and then etching nitride layer 26."
2	You see that?
3	A. Yes.
4	Q. Okay. And that is describing the step
5	where the gate stack is formed by etching the
6	various layers that were described above; right?
7	A. Yes.
8	Q. Okay. And then it goes on to say:
9	"The remaining portions of nitride
10	layer 26 serve as a hard mask during the etching of
11	tungsten silicide layer 24 and polysilicon layer
12	22."
13	Correct?
14	A. Yes.
15	Q. In this description of the formation of
16	the gate stack, Doshi does not state that gate oxide
17	8 is etched; correct?
18	A. You mean next to the gate structure?
19	Q. Correct.
20	A. He he does not state that. That is
21	right.
22	Q. And then Doshi goes on to then describe



the process of doing implantation and forming the 1 2 sidewall filaments 11; correct? 3 Α. Yes. And then following the formation of 4 Ο. 5 sidewall filaments 11, Doshi describes the implantation and annealing that are used to form the 6 7 source/drain region, and this is at the bottom of column 7 and the top of column 8; correct? 8 9 Α. Yes. 10 Ο. Okav. And then Doshi states at column 11 8 line 3: 12 "Following the formation of 13 source/drain regions 6, 7, gate oxide layer 8 is 14 removed overall, except from under gate structures 15 10." 16 Α. Yes. 17 Ο. You see that? 18 Α. Yes. 19 So what Doshi shows is that during the 0. 20 formation of the sidewall filaments, the source/drain regions or the diffusion regions are 21 22 still covered by gate oxide layer 8; correct?



1 Yes. I had -- I had forgotten that. Α. 2 Okay. All right. MR. CHEN: 3 That's all my questions. I turn the witness over to 4 you. 5 MR. COLAIANNI: Okay. Let me just take a few minute break to just collect my notes and 6 7 be right back. 8 MR. CHEN: Sure. 9 THE VIDEOGRAPHER: Going off the 10 record. The time is 14:50. 11 (Recess - 2:50 p.m. - 3:04 p.m.) 12 THE VIDEOGRAPHER: We're back on 13 the record. The time is 15:04. 14 REDIRECT EXAMINATION 15 BY MR. COLAIANNI: 16 Good afternoon, Dr. Rubloff. Ο. 17 Good afternoon. Α. 18 I just have a few questions for you 0. 19 based on your cross-examination testimony. 20 Can I refer you to paragraph 6B of your declaration, which was marked as Exhibit 3? 21 22 Α. Yeah.



1	Q. In paragraph 6B, you state:
2	"Thus, a person of ordinary skill in
3	the art would have understood that a thicker oxide
4	layer would be formed over the diffusion region
5	during thermal oxidation of the polysilicon gate
6	sidewalls."
7	Do you see that sentence?
8	A. Yes.
9	Q. Is it your opinion that Doshi discloses
10	thermal oxidation of the polysilicon gate sidewalls
11	and the diffusion region?
12	A. Yes. Yes. We just went through that,
13	actually.
14	Q. Could you explain the basis for that
15	opinion?
16	A. Well, it was I have to find it now.
17	(Reviewing document).
18	So let's see. This would be in column
19	this is Doshi. Let's say column 7 line 59. It
20	talks about sidewall filaments being formed by
21	oxidizing the sides of the polysilicon layer 22. A
22	layer of silicon nitride is deposited and so on. It



1	goes on about that.
2	And then right at the bottom of the
3	page "Following formation of sidewall filaments"
4	up on the top of 8, it says.
5	"Following the formation of
6	source/drain regions, gate oxide layer 8 is removed
7	overall, except from under gate structures 10."
8	So what that means is there had been a
9	gate oxide every place. Then the gate structures
10	were formed, and up until this point we didn't know
11	if the formation of the gate structures involving
12	etching down through that stack had also removed the
13	gate oxide.
14	But here it says:
15	"Following the formation of
16	source/drain regions gate oxide layer 8 is
17	removed overall."
18	So that tells me it was not etched off
19	when the FET gate is formed.
20	Q. And that's
21	A. And you will remember, I was asked the

question whether the gate oxide was there or did



- Doshi say it was etched, and Doshi didn't say it was etched. And then this -- this sentence says that no, it wasn't etched because we're taking it off now because it was still there.
 - Q. And the portions of the Doshi reference you just referenced supports your opinion that the gate sidewalls and diffusion region are thermally oxidized; correct?
 - A. Yes, that's right. That that -- (reviewing document).

Well, it doesn't matter how you count.

There's oxide there and that's what's removed in column 8, where it says "gate oxide layer 8 is removed overall."

The -- what would have happened here, since the sentence in column 8 tells us that when the gate is etched to define the gate structure, it did not etch the gate oxide that was there. Then the polysilicon oxidation is taking place on the sidewall, and that will further grow oxide over the diffusion region. And so all of that oxide would then be removed where it says:



1	"Gate oxide layer 8 is removed overall,
2	except for under from under gate structures 10."
3	Does that answer the question?
4	MR. COLAIANNI: It does. Thank
5	you.
6	I don't have any further
7	questions.
8	THE VIDEOGRAPHER: Okay. We're
9	going off the record. The time is 15:09.
10	(Recess - 3:09 p.m
11	(Mr. Hsieh no longer present.)
12	(David Holt present.)
13	THE VIDEOGRAPHER: Here begins
14	disk 1 of the video deposition of Gary Rubloff taken
15	in the matter of Samsung Electronics Corporation
16	Limited, et al. v. Home Semiconductor Corporation,
17	before the Patent Trial and Appeal Board, patent
18	case number IPR 2015-00459.
19	Today's date is December 16, 2015.
20	The time on the video monitor is 15:15. This
21	deposition is being held at 1425 K Street,
22	Northwest, Washington, DC 20005.



1	The court reporter is Denise
2	Vickery on behalf of Esquire. The video camera
3	operator is Patrick Graham on behalf of Esquire.
4	Will counsel and others please
5	introduce themselves and state whom they represent,
6	beginning with the party noticing the deposition.
7	MR. CHEN: Okay. My name is Jerry
8	Chen from TechKnowledge Law Group representing Home
9	Semiconductor Corporation.
10	MR. COLAIANNI: Joseph Colaianni
11	of Fish & Richardson representing the Samsung
12	Petitioners.
13	MR. HOLT: David Holt also from
14	Fish & Richardson representing Samsung Petitioners.
15	THE VIDEOGRAPHER: Will the court
16	reporter please swear in the witness.
17	
18	GARY W. RUBLOFF, PH.D.
19	called for examination, and, after having been duly
20	sworn, was examined and testified as follows:
21	CROSS-EXAMINATION
22	BY MR. CHEN:



Q. Dr. Rubloff, I know we've talked about
this before earlier, but since we've done a new
read-in, I just want to quickly go over the basic
ground rules again.

So on the cross-examination, I'm going to be asking you regarding material related to the reply declaration that you submitted in connection with the Samsung IPR No. IPR 2015-00459.

I'm going to ask you questions related to the subject matter which is discussed in your reply declaration. You'll need to answer my questions truthfully, completely, and the court reporter will record my questions and your answers in writing.

As explained, if your attorney objects, you must still answer all my questions.

You understand?

- A. Yes.
- Q. And if you do not hear or understand my questions, please ask me to repeat or clarify. If you answer my questions, my assumption will be that you understood the questions. Right?



1	A. Yes.
2	Q. Okay. And, of course, if you need a
3	break, please let me know and we'll take one.
4	A. Yes.
5	Q. And can you think of any reason that
6	might affect your ability to provide truthful and
7	complete answers to my questions?
8	A. No.
9	Q. Okay.
LO	A. Unless I don't know the answer.
L1	Q. Okay. And, Dr. Rubloff, you recall
L2	that you were deposed earlier regarding a
L3	declaration that you had submitted in connection
L4	with the IPR 459; correct?
L5	A. Yes.
L6	Q. Okay. And in that prior deposition, I
L7	had asked you to let me know whether you didn't I
L8	had asked you to let me know if you didn't
L9	understand any of my questions; correct?
20	A. Yes.
21	Q. And I told you that if you did not

understand my questions, you could ask me to repeat



1 or clarify; correct? 2 Α. Yes. 3 And I told that if you answered my Ο. 4 questions, my assumptions would be that you 5 understood my questions; correct? 6 That's what you said. Α. And barring circumstances where you ask 7 O. me to repeat or clarify a question, you under --8 9 repeat or clarify a question, you understood my 10 questions in that prior deposition; correct? 11 Yes, subject to the caveat that I said Α. 12 in the previous exercise like this. 13 And you were being truthful in that Ο. prior deposition; correct? 14 15 Α. Yes. 16 And you gave complete answers to my 0. 17 questions? 18 The best that I could at the time. Α. 19 And you stand by the answers you Ο. 2.0 provided in that prior deposition; correct? 21 Yes, in the context of clarifications Α. 22 that are included in my reply declaration.



1 MR. CHEN: Okav. Are we on 6? 2 THE REPORTER: Yes. 3 (Document marked, for identification purposes, as Rubloff Exhibit No. 6.) 4 5 BY MR. CHEN: 6 Dr. Rubloff, I've asked the court 0. 7 reporter to mark as Exhibit No. 6 the reply 8 declaration that you submitted in connection with 9 the IPR 459. 10 Is that now in front of you? 11 Α. Yes. 12 Okay. And this is your reply 0. 13 declaration; correct? 14 Α. Yes. Okay. And you drafted this 15 Ο. declaration? 16 17 Α. Yes. 18 Are you aware of any errors in this Ο. 19 declaration? 20 Α. No. 21 And there are no corrections you would 0. 22 currently like to make to this declaration; correct?



1	A. No.
2	Q. How did you arrive at the opinions
3	included in this declaration?
4	A. I read the deposition testimony of
5	Mr. Maltiel. I considered what was said there. I
6	considered the documents which I used to arrive at
7	my first declaration. I had discussions with my
8	attorneys about some of these issues.
9	Let's see. What am I missing?
10	I thought about them, the various
11	documents relevant relevant to this, and I
12	thought about what I know about the state of the art
13	at the time and what one of ordinary skill would
14	would be thinking, would interpret, would know what
15	to do or not to do.
16	I think that's it.
17	Q. Okay. And you arrived at the
18	conclusions in this declaration based on your own
19	analysis; correct?
20	A. Yes.
21	MR. CHEN: Okay. This is 7.
22	(Document marked, for



identification purposes, as Rubloff Exhibit No. 7.) 1 2 BY MR. CHEN: 3 Dr. Rubloff, I've asked the court Ο. reporter to mark as Exhibit No. 7 Patent No. US 4 5 6,312,994, which is the Nakamura reference. 6 This is the reference that you relied 7 on to support your opinions in connection with the Samsung IPR 459? 8 9 Α. Yes. 10 Ο. Now, I'd like to direct your attention 11 to column 11 and column 12 of the Nakamura 12 reference, which is Exhibit No. 7. 13 At column 11 beginning at line 28, you see it says "A Second Embodiment." 14 15 You see that? 16 Α. Yes. 17 What follows then is a description of Ο. 18 the Nakamura second embodiment and it continues from 19 column 11 line 28 through column 12 line 57; 20 correct? 21 Α. Yes. 22 Ο. All right. And then you see there at



1	column 11 beginning at line 30, it says:
2	"A method for fabricating a
3	semiconductor device according to a second
4	embodiment of the present invention will be
5	explained with reference to FIGS. 3A-3B and 4A-4D."
6	You see that?
7	A. Uh-huh.
8	Q. So Nakamura is using those figures to
9	describe the second embodiment; correct?
10	A. Yes.
11	Q. All right. And then following that
12	beginning at line 36, Nakamura says:
13	"FIGS. 3A and 3B are views which
14	explain the disadvantage of the method for
15	fabricating a semiconductor device according to the
16	first embodiment."
17	You see that?
18	A. Yes.
19	Q. Okay. So FIGS. 3A and 3B show the
20	problems with the first embodiment when disalignment
21	occurs; correct?
22	A. That's right.



1	Q. All right. So in Nakamura at column 11
2	beginning at line 49, it says:
3	"However, in a case that disalignment
4	takes place in the lithography step of opening the
5	contact holes 34, 36, and the patterned inter-layer
6	insulation film 26 is extended over the regions to
7	be the source/drain diffused layer 38, 40 (FIG. 3A),
8	the low-concentration diffused region of LDD may be
9	elongated with a result of higher parasitic
10	resistance (FIG. 3B)."
11	A. Yes.
12	Q. You see that?
13	So there it's describing the problem of
14	disalignment which could occur, and it's referencing
15	that with FIGS. 3A and 3B; correct?
16	A. Correct.
17	Q. All right. And then it says:
18	"Consequently, a margin for
19	disalignment in the lithography step for opening the
20	contact holes must be small, which makes the
21	patterning for the contact holes difficult."
22	Correct?



1 Yeah, I'm sorry. What line is this? Α. 2 This is column 11 line 56, beginning at Ο. 3 line 56. 4 Yes, I see that. 5 So in the section that we just talked Ο. about, Nakamura is talking about a problem that 6 7 could occur in the process of the first embodiment; right? This disalignment problem? 8 9 Α. Yes. 10 Ο. All right. And then it goes on to 11 suggest a possible solution to this problem that 12 they just described; correct? 13 Α. Yes. All right. It says beginning at line 14 Ο. 15 59 of column 11: 16 "On the other hand, to ensure a 17 disalignment margin it is necessary to extend the 18 contact holes 34, 36 sufficiently over the gate 19 electrodes 18." 20 Right? Do you see that? 21 Α. Uh-huh. 22 0. So that's what they suggest as a



1 potential fix for the disalignment problem; right? 2 Α. Yes. 3 But then it says beginning at line 61: Ο. "But this makes a width of the 4 5 inter-layer insulation film 26 remaining on the gate electrodes 18 extremely narrow, which makes the 6 7 patterning of the contact holes 34, 36 difficult." You see that? 8 9 Α. Yes. 10 Ο. Okay. And so what it's saying there is that you could try to solve the disalignment with by 11 12 extending the contact holes, but that this would 13 create its own problems because the insulation film 14 26 on the gate electrodes would become extremely 15 narrow and the patterning of the contact holes would 16 become difficult; correct? 17 Α. Yes. 18 And you don't want the patterning of 0. 19 the contact holes to become difficult; correct? 20 Right. You don't want any patterning Α. to become difficult. 21

Right. In the sections that we just



Ο.

- 1 described, does Nakamura -- Nakamura refers to FIGS. 2 3A and 3B; correct? 3 Yeah. Well, up earlier it says 4A to 4 4D but doesn't explain it yet. 5 Right. Right. Okay. 0. Nakamura does not refer to FIGS. 2A or 6 7 2B; correct? 8 No, not explicitly, but it does refer Α. 9 to first embodiment --10 Ο. Right. -- which is realized in 2A, 2B. 11 12 Right. But when describing this 0. 13 disalignment problem or this ineffective solution to 14 the disalignment problem, it does not refer to FIG. 15 2A or 2B; correct? 16 (Reviewing document). Well, implicitly 17 in -- in column 11 line, say, 42, 43, it says in the 18 method for fabricating a device "according to the 19 first embodiment." 20 And previously first embodiment really
- 21 refers to FIG. 2 or 1 and 2. 1 and 2.
 - Q. In the section describing the second



1 embodiment, including the section that we just went 2 over, Nakamura never once references FIG. 2A or 2B; 3 correct? MR. COLAIANNI: Objection. Asked 4 5 and answered. 6 THE WITNESS: Yeah, I think I -- I 7 think I did answer that. 8 It doesn't use FIG. 2A, 2B 9 explicitly, but it says "first embodiment" and that 10 is 2A, 2B. It's good enough for me. 11 BY MR. CHEN: 12 Ο. In the section in the paragraph 13 beginning at column 11 line 59 through line 64, 14 Nakamura does not cite or refer to FIG. 2A or 2B; 15 correct? 16 Well, that's true. It doesn't -- it Α. 17 doesn't say it explicitly, but just before that it's 18 introduced the discussion involving the first That's two paragraphs earlier, and then 19 embodiment. 20 the numbering systems are here. 21 And I think one of ordinary skill in 22 the art would understand, by reading the description



- of FIGS. 1 and 2, what's being talked about here.

 What's being talked about is as, for example, in 3B

 where the insulating film over the gate electrode

 has basically slid off the gate structure and now

 causes problems in regard to the greater width of

 the lightly doped drain, for example.

 So I think it's people that are of
 - So I think it's people that are of ordinary skill in this technology understand what's being talked about here.
 - Q. Following the section that we just discussed, Nakamura goes on to describe what is effectively their second embodiment; correct?
 - A. Yes.

9

10

11

12

13

14

15

16

17

18

19

20

21

- Q. All right. And that embodiment is designed to address some of the problems cited regarding the first embodiment; correct?
 - A. That's correct.
- Q. But the second embodiment also has its own issues or problems; correct?
 - A. Yeah, they all have something.
- Q. All right. Beginning at column 12 line
 59, Nakamura starts to describe its third



1	embodiment; correct?
2	A. Yes.
3	Q. And the third embodiment describes a
4	way to address the depth of focus issues that might
5	be associated with embodiments 1 and 2; correct?
6	A. Well, embodiment 2.
7	Q. Or just 2. Okay.
8	A. Yeah.
9	Q. The depth of focus issues associated
10	with embodiment 2?
11	A. Yes.
12	Q. Okay. Embodiment 3 addresses the depth
13	of focus problem by modifying the process during the
14	contact etch; correct?
15	A. Well, which process are you talking
16	about? And which contact etch? Can we be more
17	specific?
18	Q. Well, I think there's only one contact
19	etch for each of the embodiments; correct? Or one
20	series of processes or steps that are used to form
21	the contact hole; correct?

You mean etching of layers 26 and 24?



Q. Yes.
A. So so your question was that the
third embodiment what?
Q. The third embodiment tries to address
the depth of focus issue by proposing a different
way of performing the contact etch; correct?
A. I'm not sure that it's a different way
of. In what sense would you suggest that it's a
different way of doing the contact etch?
Q. In embodiment 3, during the contact
etch process, the photoresist is removed in the
middle of the contact etch; is that correct?
A. Right. So, but the etch process is
similar; right? I mean, the sequence of steps or
substeps is changed. That's true.
Q. Is the etch chemistry of one of the
etches also changed?
A. I'd have to look and see. I just don't
remember. And the materials are the same, except
for the mask. So I wouldn't think that it's

changed, but I'd have to look carefully to be sure.

In embodiment 3, beginning at



Q.

Okay.

21

line column 13 line 39, that's when they're starting 1 2 to describe the contact --3 Α. Uh-huh. 4 -- etch process --Ο. 5 Α. Yes. 6 Ο. -- correct? 7 Α. Yes. Okay. And in embodiment 3, the first 8 Ο. 9 step of the process is to have the pattern 10 photoresist; correct? 11 Α. Yes. 12 Ο. And then the next step is to conduct an 13 anisotropic etch with the photoresist of inter-layer 14 insulation film 26; right? 15 Yes. Α. 16 And then the next step disclosed Ο. Okav. 17 in embodiment 3 is that the photoresist is removed? 18 Yes, that's line 47. Α. Uh-huh. 19 Right, of column 13. 0. 20 And then after the photoresist is 21 removed, Nakamura says that the anisotropic etching 22 is then conducted under conditions which permit the



inter-layer insulation film 26 and the etch stopper 1 2 film 24 to be etched at substantially the same 3 etching rate. 4 You see that? 5 Α. Yes. 6 Ο. Okay. So the question is whether that's 7 Α. different from the first embodiment or the second 8 9 embodiment? Well, I'll get to that but --10 Ο. 11 Α. Okay. 12 -- that process of removing the 0. 13 photoresist and then context -- conducting the next 14 portion of the etch where the insulation film 26, 15 which I believe is an oxide, and the etch stopper film 24, which I believe is a nitride, are etched at 16 17 the same rate. 18 That is done for a specific purpose in 19 embodiment 3; correct? 20 Α. Yes. 21 And the purpose of that is so that the 0. 22 inter-layer insulation film 26 is etched by a film



1 thickness substantially equal to a film thickness of 2 the etch stopper film 24, and the inter-layer 3 insulation film 26 would then have a height 4 substantially equal to the height of the insulation 5 film 20 exposed on the surface; correct? 6 Α. Yes. 7 And so the contact holes 34, 36 can be Ο. opened with the surface maintained plane; correct? 8 9 Α. Yes. Yes. 10 Ο. And --11 That's one of the outcomes. Α. 12 Right. And the purpose of this process Ο. 13 is to address the depth of focus issues that were? 14 Α. Well, it's certainly a motivation for There's other things that have happened. 15 that. 16 For example, the way planarization is 17 done or by etching -- etching down to the layer 24, 18 which is the nitride conformal layer. So the -- the 19 removal of 26 down to 24 is different from 20 embodiment 1. 21 Right. It's also different from 0.



embodiment 2; correct?

1	A. Yeah. Embodiment 2 FIG. 4 it's
2	different.
3	Q. At the bottom of column 13 at line 63
4	to 64, Nakamura says that this etch process creates
5	a result where "contact holes 34, 36 can be opened
6	with a surface maintained plane."
7	You see that?
8	A. Yes.
9	Q. Okay. So planarity is important for
10	embodiment 3 in Nakamura; correct?
11	A. Yes, it's useful.
12	Q. All right.
13	A. I think I have that in my declaration,
14	a discussion of that
15	Q. Right.
16	A as one of the metrics.
17	Q. Right. Nakamura embodiment 3 was
18	specifically trying to achieve planarity; correct?
19	A. Among other things.
20	Q. If we turn to your declaration, which
21	is Exhibit 6
22	A. Yeah.



1 -- and refer to paragraph 6. Actually, Ο. 2 of -- sorry. Paragraph 7. 3 In paragraph 7, you said that in your 4 earlier deposition I had asked about the proposed 5 combination, and I'm assuming that you're talking about the combination of Nakamura third embodiment 6 7 with the first embodiment. You said that you noted that: 8 9 "Planarity is a nice benefit if you can 10 get it, but it is not essential." And you cite to portions of your prior 11 12 deposition pages 404 line 8 to 404 -- 405 line 5. 13 You see that? 14 Α. Yes. 15 You say that planarity is not 0. 16 essential; correct? That's your statement? 17 Α. Yes. 18 Nakamura did not say that planarity is 0. 19 not essential when discussing the third embodiment; 20 correct? 21 Well, I think the thrust of what he Α. 22 said is it's desirable.



1	Q. Right. In fact, Nakamura embodiment 3
2	was designed specifically to try to achieve
3	planarity; correct?
4	A. To achieve better planarity while still
5	keeping the advantages of what the patent is about.
6	Q. Right. Okay. In paragraphs 10 and 11
7	of your declaration, you state that a person of
8	ordinary skill in the art would be aware of other
9	ways of addressing the depth of focus problems cited
10	in Nakamura; correct?
11	A. Yes.
12	Q. You cite things like optical proximity
13	correction and phase shift masks as alternative ways
14	of addressing depth of focus; correct?
15	A. Yes.
16	Q. Neither of these methods are described
17	in Nakamura; correct?
18	A. No, I don't think they are.
19	-
	The purpose of those statements and my
20	comment about planarity is how did I say it?
21	valuable but not essential is that these things

this goes along the lines of something we said



earlier today, but these -- these things are part and parcel of the whole, which is, how do you make effective technologies?

And so depth of field and focus in -in -- in a single plane is desirable, but it's -it's not the case that one metric is the only one
that's important. So there are always trade-offs,
and I think we all know this very well as do skilled
practitioners.

So when I say that, it's a question of, how nonplanar is this structure? If we can -- if we can make it planar for free, of course we want to do that. But usually nothing comes for free, and so there are consequences in manufacturing costs or trade-offs with some other metric about etching or deposition or something.

And so that's the basis in which I said that, and I wanted to mention proximity correction of phase shift masks because these were -- these are approaches that can do, let me say, first order compensation for nonplanarity. And I know it's not mentioned in Nakamura, but -- but people knew about



1 these things at the time.

- Q. You had in your prior declaration
 proposed a modification to Nakamura embodiment 3
 where the photoresist is not removed; correct?
 - A. Yes.

5

6

7

8

9

10

12

16

17

18

19

2.0

- Q. All right. By leaving the photoresist in place, inter-layer insulation film 26 would not be etched when etch stop 24 is being etched; correct?
 - A. 26 under the photoresist.
- 11 Q. Right.
 - A. Yes, that's right.
- Q. And that modification would describe a process that is different than what is taught in embodiment 3; correct?
 - A. Yes, that's right.
 - Q. As a result of leaving the resist in place after the contact etch, the height of inter-layer insulation film 26 would be greater than the height of film 20; correct?
- 21 A. That's right.
 - Q. And that is, again, different from the



goals of what Nakamura embodiment 3 was trying to achieve; correct?

A. Yes.

Q. All right.

A. So the motivation for that, which is not as good, maybe perhaps close, in terms of achieving the planarity advantage is the potentially huge manufacturing advantage in terms of process steps and their cost.

And people in the field certainly know that if you have multiple materials to etch and you have one pattern to do it with, you can use the photoresist typically all the way through those layers; or you can use a hard mask by removing the photoresist partway through and the material you've just patterned underneath it becomes an inorganic material that serves as a mask. This is done commonly.

And so I think one would have been motivated to seek this trade-off which is, if instead of following precisely embodiment 3, I wanted to get a big manufacturing advantage by



- leaving the photoresist in place and I'll pay
 something in planarity to do that, that may be a
 deal worth taking.
 - Q. In your proposed modification to embodiment 3, you would not open contact holes with a surface maintained plane as described in Nakamura embodiment 3; correct?
 - A. Not as planar. I mean, remember, these things depend on matching etch rates for two materials and that's, you know, not -- not obvious that one can do it really well.
 - Q. Nakamura embodiment 3 specifically says that their process would open contact holes or contact holes 34 and 36 can be opened with a surface maintained plane; correct? That's at column 13 --
 - A. Yes.

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

- Q. -- line 63 and 64?
- A. Yes. If you can get the etch rates to match, then it would be plane.
- Q. Right. And that objective would not be achieved based on your modification to Nakamura embodiment 3 where the photoresist is not removed;



1 correct? Yes, but the analysis that's in my 2 Α. 3 declaration, reply declaration indicates that there's a configuration where it comes close, and it 4 5 depends on how thin or thick the nitride layer is which acts as the stop layer. So if that's really 6 thin, then it could be close to planar and certainly 7 better than what -- what would happen from 8 9 embodiment 2. That's what's stated in the 10 declaration. If you could go to Exhibit 1. 11 This is 12 the Volume 1 from your first deposition. 13 Α. Yep. 14 O. Okay. Sorry. Actually --15 Might be 2. Α. Exhibit 2. 16 O. 17 Α. Yeah. 18 Go to Exhibit 2. This is Volume 2. Ο. 19 We did this on the second day, didn't Α. 20 we? 21 I don't remember the order anymore, but 0.

yes, it's Exhibit 2, which is Volume 2 from your



1 first deposition. 2 Let's go to page 344 beginning at line 3 17. And, actually, before we do that, let 4 5 me introduce another exhibit. This is 8. 6 (Document marked, for 7 identification purposes, as Rubloff Exhibit No. 8.) BY MR. CHEN: 8 9 So going to page 344 line 17 of Volume Ο. 10 2 of your first deposition, which is Exhibit No. 2, 11 I start where I ask the question: 12 "Moving down to claim 1, if you'll look 13 at the step that begins at column 6 line 53." 14 You see that? 15 I'm sorry. Which patent are we talking Α. 16 about? 17 We're actually looking at the second Q. 18 volume --19 Yeah, right. Α. 20 -- here? 0. 21 But moving down to claim 1 --Α. 22 Ο. Right.



1 -- you just said. I don't know which 2 patent this is. 3 We were discussing the '244 patent, Ο. 4 which is the patent --5 Α. That you just gave me. -- issued in the Samsung --6 0. 7 Yeah, okay. Α. -- IPR 459. 8 Ο. 9 Α. Fine. 10 Ο. Yes. Okay. So here, you see here 11 we're starting the discussion. 12 Oh, I see. Α. 13 And I was referring you to claim 1. 0. 14 Α. Okay. 15 Right? Ο. 16 Α. Yes. 17 I'm going to read a portion from Okay. Q. 18 your prior testimony beginning at column -- I mean, 19 beginning at page 344 line 17. 20 "Question: Moving down to claim 1, if 21 you will look at the step that begins at column 6 22 line 53.



1	Answer: We are on '244 now?
2	Question: Yes.
3	Answer: Column 6 line 53?
4	Question: Yes.
5	Answer: Yes.
6	Question: You see it says 'removing
7	said fourth dielectric layer other than said
8	portions masked by said second resist layer to form
9	a plurality of trenches adjacent to said gate
10	electrode structure.'
11	Do you see where it says that?
12	Answer: Yes.
13	Question: Would you agree that that
14	clause recites the specific step for 'removing said
15	fourth dielectric layer using the resist mask'?
16	Answer: Well, it uses the second
17	resist layer as a mask to etch away the fourth
18	dielectric layer.
19	Question: You see following that
20	clause, there's the phrase 'wherein portions of the
21	substrate are exposed'?
22	



1	Answer: Yes.
2	Question: What is your understanding
3	of that clause where it says 'wherein portions of
4	the substrate are exposed'?
5	Answer: Yes. That's all in my
6	disclosure in my declaration. I thought hard about
7	this question because I knew the interpretation is
8	important."
9	And then you read a portion, I believe,
10	of your previous declaration starting at paragraph
11	23 and that continues.
12	I believe you start reading from
13	paragraph 23 of your declaration to paragraph 35 of
14	your prior declaration and that continues from the
15	deposition transcript at page 345 line 20 and
16	continues all the way through page 355 line 20.
17	You see that?
18	A. Page I'm sorry. You said page 355?
19	Q. It's yes. You were reading from
20	your declaration and
21	A. Oh, yes, you're right.
22	Q you read it into the record, and



your recitation of your declaration continues all 1 2 the way beginning at 345 line 20 and it continues 3 all the way to page 355 line 20. After which I ask you: "Are you 4 5 finished?" 6 And then you answer --7 Α. (Laugh). -- "I am finished reading. Did I 8 Ο. 9 answer your question?" 10 You see that? 11 Α. Yes. Yes. 12 You recall that? 0. 13 Α. Yes. But you can see here in this testimony 14 O. 15 we are specifically discussing the claims of the 16 '244 patent; correct? We're specifically discussing 17 the language of the claims of the '244 patent; 18 correct? 19 Α. Yes. 20 All right. All right. Now, continuing Ο. 21 After you finished your recitation of the 22 declaration, I ask you -- this is beginning at page



1 355 line 21. 2 I ask you: "Are you finished?" You answer: "I am finished reading. 3 4 Did I answer your question?" 5 I say: "Not to my understanding. I will repeat the question with a copy of that." 6 7 I don't know what that means. "The answer is simply a recitation of a 8 9 number of pages from your declaration. You can just 10 say 'I have nothing more to say than what is in my declaration' without just reading it all into the 11 record if that helps you. If you want to read it 12 13 all again, that is up to you." 14 So now I repeat my question. 15 So my question was: "Looking at the 16 limitation that begins with 'removing said fourth 17 dielectric layer other than said portions masked by 18 the second resist layer.' 19 Do you see that?" 20 And you answer: "Yes." 21 "Question: We agree that that clause 22 there recites a step for removing the fourth



1 dielectric layer using the resist mask; correct? 2 The clause up to the comma? Answer: 3 Ouestion: Yes. 4 Answer: Yes." 5 Okay. So, again, there we are specifically talking about the claim language; 6 7 correct? Yes, that's right. 8 Α. 9 All right. And then I ask you: Ο. 10 "My question was: Following the comma, 11 there is another phrase that says 'wherein portions 12 of the substrate are exposed.' 13 Do you see that? 14 Answer: Yes. 15 My question was: What is Ouestion: 16 your understanding of that clause 'wherein portions 17 of the substrate are exposed'?" 18 And here you answer: "My understanding 19 of is it is a paragraph of three things are with two 2.0 'whereins' and at the same time this is describing 21 what happens in a single etch step using the resist 22 layer to drill through the two layers of dielectric.



1	Question: The clause 'wherein portions
2	of the substrate are exposed' is something that has
3	to occur during the step of 'removing said fourth
4	dielectric layer other than said portions masked by
5	the second resist layer'; correct?
6	Answer: Yes.
7	Question: And this next clause
8	'wherein spacers are formed on the sidewalls of the
9	gate electrode structure at the same time,' isn't it
10	something else that also has to occur during the
11	step of 'removing said fourth dielectric layer other
12	than said portions masked by second resist layer';
13	correct?
14	Answer: As in all three of those
15	things should be part of the etch step.
16	Question: The etch step where you used
17	the resist as a mask; correct?
18	Answer: Yes."
19	Okay. And in this section that we just
20	went through, we were again specifically discussing
21	the language of the claims; correct?
22	A. For the most part, except that the part



where I describe the single etch step using the resist layer to drill two layers of dielectric, as I explained in my dec -- reply declaration, I was thinking in terms of the specification when I said that. Because I was as tired as you of dealing with the legalese that is -- that is in the claims, and I wanted to get to the point that you need a -- you need a mask, a lithographic mask to be able to define where to remove material down to the diffusion region.

So I would say that this is a case like what I alluded to this morning, talking about this specific example that, you know, it's not so -- it's not so hard to understand that someone who isn't dealing mainly with claim language like attorneys do wants to get to a simplification of the matter to understand what the goal is.

And the goal is to be able to pattern the opening of contacts down to the diffusion region in a way which is effective, essentially self-aligned I would say, and allows one to then accomplish a raised source/drain.



- 1 My questions during the section that we Ο. just discussed were all directed at the specific 2 language of the claims; correct? 3 4 I realize that. Α. 5 And you understood the questions that Ο. were asked; correct? 6 7 Α. Right. But the comment that I made about drilling down was not a comment about the 8 9 claims. 10 Ο. Okay. 11 It was an image in my head that I 12 wanted to convey, maybe incorrectly. From a legal 13 point of view it was probably inappropriate, but in 14 terms of what someone like me would be thinking is 15 the goal here. It's -- it's one embodiment that's 16 described in -- in the -- in not -- in patent of 17 what this is supposed to accomplish. 18 Okay. And during your prior Ο. 19 deposition, you didn't tell me that you didn't
- 20 understand the questions; correct?
 - A. Yeah, I'm not a lawyer.
 - Q. And you didn't say that you were



21

1 discussing your interpretation of a preferred 2 embodiment; correct? 3 No, I gave an off-the-cuff description of what I thought was kind of one example of how 4 5 this task should be accomplished. Okay. Now, the portion where you gave 6 Ο. 7 the answer about drilling down, using the resist layer to drill through two layers of dielectric, 8 9 that is at page 357 lines -- your answer is lines 2 10 through 6; right? 11 Α. Uh-huh. 12 And then I follow that with the Ο. 13 question and this is, again, referring specifically 14 to the language of the claims. 15 I asked you: 16 "Ouestion: The clause 'wherein 17 portions of the substrate are exposed' is something 18 that has to occur during the step of 'removing said 19 fourth dielectric layer other than said portions 20 masked by said second resist layer'; correct?" 21 And you answered: "Yes." 22 You understood then at that time that



1 we were asking about the specific language of the 2 claims; correct? 3 Α. I -- yes. 4 And your answer was your understanding Ο. 5 of what the language of the claims meant; correct? Yes, they should be -- all those three 6 Α. things should be part of, but not all of, the etch 7 8 step. 9 0. Okay. 10 Α. And that can't be the case because 11 you've got a third layer that has to be removed as 12 well --13 0. Okay. 14 Α. -- and that's not stated in the claim. 15 And then the next -- I follow that with Ο. 16 the next question: "And the next clause 'wherein spacers 17 18 are formed on the sidewalls of the gate electrode 19 structure at the same time --" 20 I'm sorry, I've lost you. Α. 21 Q. Sorry. I'm at --22 Α. Which page are you?



1 -- page 357 of the transcript line 13. 0. 2 Α. Okay. 3 I ask another question: O. "And this next clause" -- again 4 5 referring to the specific language of the claim --"'wherein spacers are formed on the sidewalls of the 6 7 gate electrode structure at the same time, " isn't it something else that also has to occur during the 8 9 step of 'removing said fourth dielectric layer other 10 than said portions masked by said second resist 11 laver'; correct?" 12 And you answer: "As in all three of 13 those things should be part of the etch step." 14 And then I question -- and then question: "The etch step where you use the resist 15 16 as a mask; correct? 17 Answer: Yes." 18 Again, during this series of questions 19 and answers, you understood that we were 2.0 specifically asking -- talking about the language of the claim; correct? 21 22 Yes. You're reading from the claim. Α.



1 Right. Ο. 2 Α. Yeah. 3 0. And your answers were your 4 understanding of what the language of the claim 5 meant; correct? 6 Α. Yes. 7 MR. CHEN: Okay. Can we take a quick break? 8 9 MR. COLAIANNI: Sure. 10 THE VIDEOGRAPHER: Going off the 11 record. The time is 16:13. 12 (Recess - 4:13 p.m. - 4:30 p.m.) 13 THE VIDEOGRAPHER: We are back on 14 the record. The time is 16:30. 15 BY MR. CHEN: 16 Dr. Rubloff, I'd like to direct your 17 attention back to your declaration, your reply 18 declaration, which is Exhibit No. 6, and I want to 19 discuss the portion where you discuss depth of focus 20 and this is from paragraph 14 through -- through 19. 21 And I think this is where you discuss 22 how your modified methodology of the third



1 embodiment would still have a depth of -- depth of 2 focus that is better than the second embodiment; 3 right? 4 Α. Okay. 5 All right. If we look at the bottom of Ο. paragraph 19 where you kind of -- or we're looking 6 at paragraph 19 where you kind of -- I think this is 7 your -- your conclusion from the analysis that you 8 9 performed. 10 There's -- you cite two figures from 11 Nakamura FIG. 4C, which I believe is the second 12 embodiment. 13 Α. Uh-huh. 14 Ο. And FIG. 5C, which is not the finished 15 product of the third embodiment, but part of the third embodiment. 16 17 You have at the bottom there, in the 18 box you say: 19 "Modified third embodiment has better 20 depth of focus than second embodiment when --" 21 Α. I'm sorry. You mean on page 13?

On page 13. Yes.



0.

1	There's a box there and inside the box
2	you say:
3	"Modified third embodiment has better
4	depth of focus than second embodiment when X-T is
5	greater than T" and then in brackets you say "i.e.
6	when X is greater than 2T."
7	In the figure, you have a certain
8	height in FIG. 4C which is labeled "X-T" or maybe
9	it's X dash T, or whatever, and then in FIG. 5C you
10	have the figure and it's labeled a certain height
11	that's labeled "T."
12	Do you see that?
13	A. Uh-huh.
14	Q. In those two figures, isn't X-T equal
15	to T? Isn't the height of X-T in FIG. 4C equal to T
16	in FIG. 5C?
17	A. No, not necessarily. If you look back
18	to page 9, FIG. 4A, notice that X is defined as the
19	thickness of the layer 24.
20	Q. Uh-huh.
21	A. Plus whatever is remaining after
22	etchback or some kind of planarization to layer 26



1	Q. Uh-huh.
2	A. And Nakamura doesn't tell us what that
3	number X is. So what it really means is that if X
4	is greater than 2T where T is remember, T is the
5	thickness of the layer 24, then there is an
6	advantage to the proposed embodiment 3 revision.
7	And I think that will be frequent
8	because 24 is very thin, and the etchback or
9	planarization to thin down 26 is from a much thicker
10	layer of material.
11	So I think there usually will be
12	advantages and planarity by adopting this modified
13	embodiment 3.
14	Q. Just looking at the figures that you
15	have annotated on page 13.
16	A. Yes.
17	Q. You've annotated one figure with X-T
18	and you annotated another figure with T; right?
19	A. Yes.
20	Q. Those heights look the same to me.
21	Do they are they not the same?
22	A. No, they're not the same because we



don't know what X will be. 1 2 So if I'm the process engineer doing 3 this work, I have some recipe for thinning the BPSG layer down, short of reaching the top of the nitride 4 5 layer -- layer, and depending on what that is will determine whether there's a benefit and how much the 6 7 benefit is. Right. So you're saying there will be 8 Ο. 9 a manage if X-T is greater than T --10 Α. Yes. 11 -- in a -- in a hypothetical world 12 where X is very large; correct? 13 Not very large. Large compared to T. Α. Or more than -- more than 2T? 14 O. 15 Yeah, right. Α. 16 More than 2T? O. 17 Α. Right. 18 All right. But specifically what's 0. 19 shown in the figures that you've annotated; right? 20 Specifically what's shown in the figures, X isn't

Well, these -- these figures come from



Α.

greater than 2T; correct?

21

the patent.

- Q. Right.
- A. Okay? And perhaps I should have drawn
 my own version of the figures to make it clear, but
 the math is right.
 - Q. Okay. So based on the figures that come from the Nakamura patent, X-T is not greater than T, but mathematically what you're trying to explain is something that you stand by?
 - A. I stand by it, with the addition of the statement that I think in most cases if I were a process engineer, or somebody was a process engineer, etching back the BPSG layer or planarize it in some way and I want to come -- I want to stop someplace above the nitride layer 24, I doubt very much I'm going to get down to a thickness equal to the thin layer 24 dimension and so I think that this condition will be met frequently.
 - Q. The figures from Nakamura do not show X-T being greater than T; correct?
 - A. As drawn, they don't look very different, no.



1 Okay. Do you think that the figures in Ο. 2 Nakamura were drawn erroneously? 3 They were drawn to demonstrate certain Α. 4 things in the patent. Like it's not erroneous, but 5 I don't think there was any particular reason to 6 decide what the thickness remaining of 26 would be 7 in making that -- that picture. They were not drawn to illustrate your 8 Ο. 9 modified version of the third embodiment; correct? 10 Α. That's correct. 11 Because your modified version of the Ο. 12 third embodiment is not taught or disclosed in the 13 Nakamura reference; correct? 14 Α. That's right. 15 Ο. All right. 16 That's one that I think would have been Α. 17 obvious. 18 Looking at Exhibit 8, which is Ο. Okay. 19 the '244 patent. 20 Yes. Α. 21 And just looking at claim 1. This is Ο.



22

starting at column 6 line 27.

1 I believe you had previously testified 2 that -- in your prior deposition that all of the 3 steps that are listed in the claim should be performed in order, other than the step which begins 4 5 with "removing a top portion of said fourth dielectric layer" and the step that begins with 6 7 "forming on the substrate a patterned second resist layer"; is that correct? 8

- A. I don't think that's quite right.
- Q. That's not right? Okay.
- A. No. I -- I said that embodiment 1, for example, will meet the claim limitations with the reversal of those two in -- in the order that's stated here, but I didn't say anything about not changing the other ones.
 - Q. Okay.

9

10

11

12

13

14

15

16

17

18

19

20

21

- A. Right. I mean, for that embodiment, I don't change -- I wouldn't change them.
- Q. And under your analysis the -- and this relates to Nakamura embodiment 1 -- the -- the step in Nakamura embodiment 1 that you believe satisfies the "removing a top portion of said fourth



1 dielectric layer" is the contact hole etch step; 2 correct? What do you mean by "contact hole etch 3 Α. 4 step"? 5 The step where the contact hole etch is Ο. being formed. 6 Well, there are sequence of activities 7 Α. in opening up the contact hole, which is to remove a 8 9 top portion of the fourth dielectric layer and then 10 to expose and to remove the third dielectric layer 11 and get down to the substrate, form the sidewall and 12 so on. 13 And it's that contact hole etch step 0. 14 that you believe satisfies the step of "removing a 15 top portion of said fourth dielectric layer"; 16 correct? 17 MR. COLAIANNI: Object. Outside 18 the scope of the reply declaration. 19 Well, are you THE WITNESS: 20 looking for me to walk through Nakamura first embodiment reads on these claims? 21 Is that what you 22 mean?



1 BY MR. CHEN:

Q. No, I don't want you to walk through it.

I just wanted to confirm my understanding of what you believe is the step in Nakamura first embodiment that satisfies the "removing a top portion of said fourth dielectric" step in claim 1.

A. Well, in Nakamura embodiment 1, the resist is in place. Okay? That's -- that's forming a substrate patterned second resist. And then the etch of the BPSG using that resist mask starts by removing the top portion of the fourth dielectric layer, and ultimately gets down to exposing the portion of the third dielectric layer as the etching front moves downward.

- O. Uh-huh.
- A. I don't want to say because I don't think it's right to say that that constitutes opening the contacts. Because the phrase in the claim "removing said fourth dielectric layer other than said portion" etc., etc. leaves out things and



involves substeps, and it's important to recognize 1 2 that those -- those have to be there for this to 3 work. 4 So the step that you just recited from Ο. 5 Nakamura, it's not the step that's used to open up 6 the contacts? 7 Α. The clause about "removing said fourth dielectric layer other than" is a requirement to be 8 9 able to open up the portions of the substrate, but 10 it's not everything that's going on there. It can't 11 be. 12 MR. CHEN: Okay. All right. 13 don't we take a break while I look through my notes. 14 I might have one or two short questions, and then I 15 should be done. 16 MR. COLAIANNI: Okav. 17 THE VIDEOGRAPHER: Going off the 18 record. The time is 16:47. 19 (Recess - 4:47 p.m. - 5:11 p.m.) 20 THE VIDEOGRAPHER: We are back on 21 the record. The time is 17:11.

MR. CHEN:



22

Okay. I don't have any

further questions for Dr. Rubloff at this time. 1 2 Okay. I just had, MR. COLAIANNI: 3 hopefully, just one question on redirect. 4 REDIRECT EXAMINATION 5 BY MR. COLAIANNI: With respect to Exhibit 8, Dr. Rubloff, 6 Ο. 7 which is the '244 patent. 8 Α. Yeah. 9 Could you explain what the purpose of 0. the layer 26 is in the '244 patent, as you 10 11 understand it? 12 (Reviewing document). 26. Yes. Α. So 13 layer 26 is conformal CVD nitride, I believe. Let 14 me verify that. 15 Does it specify? Well, it -- let's 16 26. (Reviewing document). see. 17 Well, it's a dielectric. It's 18 conformal over the gate and it's -- as you see in 19 FIG. 5, it remains protecting the gate on the 20 sidewall. When material 34 that is the polysilicon 21 that will ultimately allow the formation of the 22 raised source/drain by diffusion of impurities into



1 the substrate, it prevents that raised source/drain 2 structure from shorting to the gate electrode of the 3 transistor. 4 So it's essentially a spacer, a 5 sidewall spacer. 6 Is it -- strike that. 0. 7 Is layer 26 performing any role as an 8 etch stop? 9 Α. It's an etch stop in between FIG. Yes. 10 4 and FIG. 5. So that when in FIG. 4 the resist 11 mask 30 is used to allow the BPSG or whatever the dielectric 28 is to be removed, there's a place to 12 13 stop on that as an etch stop. So it really serves 14 as part of the self-alignment structure that 15 benefits the raised source/drain. 16 MR. COLAIANNI: Thank you. Okav. 17 Nothing further. 18 THE VIDEOGRAPHER: Good. Okay. 19 We are going off the record. The time is now 17:15. 20 (Signature having not been waived, 21 the taking of the deposition concluded at 5:15 p.m.) 22



1	CERTIFICATE OF COURT REPORTER
2	UNITED STATES OF AMERICA)
3	DISTRICT OF COLUMBIA)
4	I, DENISE D. VICKERY, the reporter before
5	whom the foregoing deposition was taken, do
6	hereby certify that the witness whose testimony
7	appears in the foregoing deposition was sworn by me;
8	that the testimony of said witness was taken by me
9	in machine shorthand and thereafter transcribed by
10	computer-aided transcription; that said deposition
11	is a true record of the testimony given by said
12	witness; that I am neither counsel for, related to,
13	nor employed by any of the parties to the action in
14	which this deposition was taken; and, further, that
15	I am not a relative or employee of any attorney or
16	counsel employed by the parties hereto, or
17	financially or otherwise interested in the outcome
18	of this action. Denise D. Vickery
19	
20	Notary Public in and for the
21	District of Columbia
22	My Commission expires February 14, 2018



1	DEPOSITION ERRATA SHEET
2	Our Assignment No. J0254984
3	Case Caption: SAMSUNG ELECTRONICS CO. LTD. vs. HOME
4	SEMICONDUCTOR CORPORATION
5	
6	DECLARATION UNDER PENALTY OF PERJURY
7	I declare under penalty of perjury
8	that I have read the entire transcript of
9	my Deposition taken in the captioned matter
LO	or the same has been read to me, and
L1	the same is true and accurate, save and
L2	except for changes and/or corrections, if
L3	any, as indicated by me on the DEPOSITION
L4	ERRATA SHEET hereof, with the understanding
L5	that I offer these changes as if still under
L6	oath.
L7	Signed on the day of
L8	, 2015.
L9	
20	
21	GARY W. RUBLOFF, PH.D.
22	



1	DEPOSITION ERRATA SHEET
2	Page NoLine NoChange to:
3	
4	Reason for change:
5	Page NoLine NoChange to:
6	
7	Reason for change:
8	Page NoLine NoChange to:
9	
10	Reason for change:
11	Page NoLine NoChange to:
12	
13	Reason for change:
14	Page NoLine NoChange to:
15	
16	Reason for change:
17	Page NoLine NoChange to:
18	
19	Reason for change:
20	
21	SIGNATURE:DATE:
22	GARY W. RUBLOFF, PH.D.



1	DEPOSITION ERRATA SHEET
2	Page NoLine NoChange to:
3	
4	Reason for change:
5	Page NoLine NoChange to:
6	
7	Reason for change:
8	Page NoLine NoChange to:
9	
10	Reason for change:
11	Page NoLine NoChange to:
12	
13	Reason for change:
14	Page NoLine NoChange to:
15	
16	Reason for change:
17	Page NoLine NoChange to:
18	
19	Reason for change:
20	
21	SIGNATURE:DATE:
22	GARY W. RUBLOFF, PH.D.

