0263 5764571 Class 8 UTILITY PATENT DATE (<sup>08</sup> 410200 PATENT SERIAL NUMBER JUN - 9 1998 NUMBER 1 GROUP ART UNIT FILING DATE CLASS SUBCLASS EXAMINER SERIAL NUMBER 182.41 KEANS 2. 机制造器 机装置机制制 C.1 45 G. APPLICANTS 747579 24日前国内中国公司教師一部等業品の第 A.T. + \*\*\* \* \*\* \* \* \* \* \* \* 1174, 080070,014 0644 5 925 - ,0 HERE IN IS & DIV OF an ann an Said an an Annaich 9567 J.D. MATCH IN A CONTROL おしんばいしょうアリト いうよう AR. 1.1 101203 19533 reela Runna den 🌶 ORENTED DUTING YE ARCS SHULL HAT I THERE STATE OR SHEETS COUNTRY DRWGS, Foreign priority claimed 35 USC 119 conditions m TOTAL CLAIMB INDEP. FILING FEE RECEIVED ATTORNEY'S AS Н CLAIMS DOCKET NO. FILED 1 5334 17/2 Verified and Acknowled 100 Wisson Blud. Ster701 Ortington, 1/4 22209 -CM E U.S. DEPT. OF COMM / PAT. & TM-PTO-436L (Rev. 12-84) -----. . . ..... PARTS OF APPLICATION FILED SEPARATELY Applications Examiner NOTICE OF ALLOWANCE MAILED CLAIMS-ALLOWED' Total Claims Print Claim Assistant Examine ISSUE FEE DRAWING Date Paid // Amount Due in Sheets Drwg. Figs. Drwg. mill Print Flg. 川國 645.00, 14 5 ISSUE TEFIRELL W. FEARS BATCH NUMBER TERHELL EXAMINERARY Examiner 96 Label Area WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Palent & Trademark Office is restricted to authorized employees and contractors only. Form **PTO-436A** (Rev. 8/92) **ISSUE FEE IN FILE** (FACE)

Page 1 of 235

BOVED FOR LICENSE 08 410200 APR I 1 9 54 ALS Date Entered or Counted Date Received or Mailed CONTENTS papers. C<sub>1</sub> 919190 Q 11 -96 9 12-17 -96 aR 2 a 5 10. 13. 9 14. TO GRANT JUN 0 9 1998 15. 16. 17. 18. 19. 20. 21. \_\_\_ ..... 22. 23. 24. 25. 26. \_ 18-12 J . . مړ 27. 28. 29. 30. 31. \_\_\_ • . . 32. (FRONT)

Page 2 of 235



Staple Issue Slip Here

*مب* 

-12 9





SYNE

(LEFT INSIDE)

noeai







Í

GINAL Č. ASSIFICATION CLASS 36 101 18 APPLICATION SERIAL NUMBER CROCS REFERENCE(S) 8,200 SUBCLASS (ONE SUBCLASS PER BLOCK) ÇLASS APPLICANT'S N PRINT) ME (PLEAS 365 168 189. 20/ ł σa. 125 IF REISSUE, ORIGINAL PATENT NUMBER INTERNATIONAL CLASSIFICATION ~` G Oc ASSISTANT EXAMINER (PLEASE STAMP OR PRINT FULL NAME GROUP ART UNIT ZST RIMARY EXAMINER (PLEASE/STAMP OR PRINT FULL NAME) 1-error PTO 270 (REV. 5-91) ISSUE CLASSIFICATION SLIP

# **File History Report**

While copying your file we noticed that there are one or more 'Other Publications' missing from the contents of the file wrapper. At your request, we will attempt to obtain the missing publication(s) from alternative resources. Please note that additional charges will apply to this service.

## 

## United States Patent [19] Banks

# [54] ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITE N-BITS PER CELL

[75] Inventor: Gerald J. Banks, Fremont. Calif.

[73] Assignce: BTG USA Inc., Gubh Mills, Pa.

- [21] Appl. No.: 410,200
- [22] Filed: Feb. 27, 1995

#### Related U.S. Application Data

- [62] Division of Ser. No. 71,816, Jun. 4, 1993, Pat. No. 5,394, 362, which is a confinuation of Ser. No. 652,878, Feb. 8, 1991, Pat. No. 5,218,569.
- [51] Int. Cl.<sup>6</sup> .... G11C 13/00 [52] U.S. Cl. .... 365/168; 365/201
- [58] Field of Search . 365/189.01, 189.07, 365/168, 201

#### [56] **References** Cited

#### U.S. PATENT DOCUMENTS

3.660.819	5/1072	Frohman-Bentchkowsky 317/235 R
		CLOHNER-DELIGIBLEMERA 211/522 K
3,801,965	4/1974	Keller et al
4,004,159	1/1977	Rai et al
4,054,864	10/1977	Audzire et al
4.090.258	5/1978	Oricchi 365/184

### (List continued on next page.)

FOREIGN PATENT DOCUMENTS 40.4 

0 390 404	10/1990	European Pat. Off,
2 630 574	10/1989	Prance .
WO82/02276	7/1982	WIPO .
WO82/02976	9/1982	WIPO

 $\sum_{i=1}^{n-1} \sum_{j=1}^{n-1} \frac{1}{i} \sum_{i=1}^{n-1} \frac{1}{i} \sum_{j=1}^{n-1} \frac{1}{i} \sum_{j=1$ 

	00000.0101111	
[11]	Patent Number:	5,764,571
[45]	Date of Patent:	Jun. 9, 1998

## WO90/01984 3/1990 WIPO

#### OTHER PUBLICATIONS

M. Bauer et al., A Multilevel-Cell 32Mb Flash Memory, 1995 IEEE International Solid-State Circuits Conference, Session 7, Paper TA7.7.

Computer, 1981 HER International Solid-State Circuits Computer, 1981 HER International Solid-State Circuits Conference, Feb. 1981, at 116-117.

Christoph Bleiker & Hans Melchior. A Four-State EEPROM Using Floating-Gate Memory Cells, IEEE Jour-al of Solid-State Circuits, vol. SC-22, No. 3, Jun. 1987, at 260-263.

Autoria A. Heald & David A. Hodges, Multilevel Ran-dom-Access Memory Using One Transistor Per Cell, IHEE Journal of Solid-State Circuits, vol. SC-11, No. 4, Aug. 1976, at 519-528.

1970, al 517-220. David A. Rich, A Survey of Multivalued Memories, IEEE Transactions on Computers, vol. C-35, No. 2, Feb. 1986, at 1970, al 517-220. 99-106.

R.S. Withers et al., Nonvolatile Analog Memory in MNOS Capacitors, IEEE Electron Device Letters, vol. EDL-1. No. 3, Mar. 1980, at 42-45.

Primary Examiner-Terrell W. Fears Attorney, Agent, or Firm-Shapiro and Shapiro [57]

### ABSTRACT

An electrically alterable, non-volatile multi-bit memory cell has K<sup>n</sup> predetermined memory states (K<sup>n</sup>>2), where K is a base of a predetermined number system and a is a number of bits stored per cell. Programming of the cell is verified by selecting a reference signal corresponding to the information to be stored and corresponding to the information to be stored and comparing a signal of the cell with the selected reference signal.

#### 47 Claims, 14 Drawing Sheets



5,764,571 Page 2

### U.S. PATENT DOCUMENTS

4,122,54		8 Uchida
4,139,910		9 Anantha et al
4,149,270		Cricchi et al
4,181,980		McCoy
4,192,014		Coverant 365/104
4,272,830		Moeach
4,287,570		Stark
4,300,210		Chakravarti et al
4,306,300		Terman et al
4,327,424		WE
4,357,685		Daniele et al
4,388,702	6/1983	Sheppard
4,415,992	11/1983	Adiboch
4,449,203	5/1984	Adiboch
4,462,088	7/1984	Giuliani et al
4,495,602	1/1985	Shepperd 365/104
4,503,518	3/1985	Iwahashi
4,558,241	12/1985	Suzuki et al
4,578,777	3/1986	Fang et al
4,586,163	4/1986	Koike
4,627,027	12/1986	Rai et al
4,653,023	3/1987	Suzuki et al
4,661,929	4/1987	Aoki et al
4,709,350	11/1987	Nakagome et al
4,733,394	3/19#8	Giebel
4,771,404	9/1988	Mano et al
4,799,195	1/1989	Iwahashi
4,809,224	2/1989	Suzuki et al
4,847,808	7/1989	Kobatake
4,853,892	8/1989	Hori
4,890,259	12/1989	Simko
4,914,631	4/1990	Johnson et al
4,964,079	10/1990	Devin
4,989,179	1/1991	Simko
5,021,999	6/1991	Kohda et al

5,043,940 8/1991 Harari
5,095,344 3/1992 Harari
5,163,021 11/1992 Mehrotra et al
3,172,538 12/1992 Mehrotra et al
5,218,569 6/1993 Basks
5,258,958 11/1993 Iwebashi et al. 365/210
5,202,984 11/1993 Noguchi et al
5,208,8/0 12/1993 Harari
3/1994 Harati
5,295,255 3/1994 Maleoek et al
5,321,655 6/1994 Iwahashi et al
5,351,210 9/1994 Saito
5,422,845 6/1995 Ong
5,432,735 7/1995 Parks et al
5,434,825 7/1995 Harari
5,440,505 8/1995 Fazio et al
5,444,656 8/1995 Bauer et al
5,450,363 9/1995 Christopherson et al. 365/205
5,457,650 10/1995 Sugiura et al
5,469,384 11/1995 Lacey
5,475,693 12/1995 Christopherson et al
5,485,422 1/1996 Bauer et al
5,497,119 3/1996 Tedrow et al
5,506,813 4/1996 Mochizuki et al
5,508,958 4/1996 Fazio et al
5,515,317 5/1996 Wells et al
5,523,972 6/1996 Rashid et al
5,539,690 7/1996 Talreja et al
5,541,886 7/1996 Hasbun
5,544,118 8/1996 Harari
5,550,772 8/1996 Gill
5,568,439 10/1996 Harari
5,583,812 12/1996 Harani
5,594,691 1/1997 Bashir
5,596,527 1/1997 Tomicks et al

1





Page 10 of 235



ł





U.S. Patent



Figure 5

Page 13 of 235





Figure 6



Sheet 7 of 14

5,764,571



Page 16 of 235



ĺ



Jun. 9, 1998

Sheet 10 of 14





Page 18 of 235



Figure 11



PETITIONER'S EXHIBIT 1002

÷

5,764,571

÷





Figure 13

U.S. Patent

Sheet 14 of 14





5

#### 1 ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL

Cross Reference to Related Applications

This application is a continuation-in-part of U.S. patent application Ser. No. 08/071.816. filed Jan. 4. 1993 entitled "Electrically Alterable Non-Volatile Memory with N-Bits Per Memory Cell," now U.S. Pat. No. 5.394,362, which is a continuation of U.S. patent application Ser. No. 07/652.878. <sup>1</sup> filed Feb. 8, 1991 (now U.S. Pat. No. 5.218.569) entitled "Electrically Alterable Non-Volatile Memory with N-Bits Per Cell."

#### BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to non-volatile memory (NVM) devices; and, more particularly, is concerned with an apparatus and method for programming an l/or verifying programming of a multi-level NVM device with stable reference voltages.

2. Description of the Background Art

In conventional single-bit per cell memory devices, the memory cell assumes one of two information storage states. 22 either as "on" state or an "off" state. This combination of either "on" or "off" defines one bit of information. As a result, a memory device which can store n-bits of data requires a separate memory cells.

Increasing the number of bits which can be stored in a  $_{33}$ single-hit per cell memory device relies upon increasing the number of memory cells on a one-for-one basis with the number of bits of data to be stored. Methods for increasing the number of memory bits in a single memory device have relied upon the following advanced manufacturing techaniques: manufacture larger die which contain more memory cells; or use improved lithography techniques to build smaller memory cells and allow more memory cells to be placed in a given area on a single chip.

An alternative approach to the single-bit per cell approach 40 involves storing multiple-bits of data is a single memory cell. Previous approaches to implementing multiple-bit per cell son-volatile memory devices have only involved mask programmable read only memories (ROM is). In one of these approaches, the channel width and/or length of the memory 45 cell is varied such that 2" different conductivity values are obtained which correspond to 2" different states corresponding to n-bits of data which can be stored en a single memory cell. In another approach, the ion implate for the threshold voltage is varied such that the memory cell will have 2" so different voltage thresholds (Vt) corresponding to 2" different states corresponding to n-bits of data which can be stored on a single memory cell. Examples of memory devices of these types are described in U.S. Pat. No. 4.192,014 by Crayerart, 55 U.S. Pat. No. 4,382,1327,424 by Wu. and U.S. Pat. No. 4,847,808 by Kobatake.

Single-bit per cell read-only-memory devices are only required to sense, or read, two different levels or states per 60 cell, consequently they have need for only one voltage reference. Sensing schemes for multi-level memory devices are more complex and require 2<sup>-1</sup> voltage references. Examples of such multiple state sensing schemes for ROMs are described in U.S. Pat. No. 4,449,203 by Adlhoch, U.S. 65 Pat. No. 4,495,602 by Shepard, U.S. Pat. No. 4,503,578 by Iwahashi, and U.S. Pat. No. 4,653.023 by Suzuki.

These approaches to a multi-bit ROM commonly have one of 2<sup>n</sup> different conductivity levels of each memory cell being determined during the manufacturing process by means of a customized mask that is valid for only one data pattern. Thus, for storing n different data information patterns, a minimum of n different masks used to be produced and incorporated into a manufacturing process. Each time a data information pattern needs to be changed a new mask must be created and a new batch of semiconductor wafers processed. This dramatically increases the time between a data pattern change and the availability of a memory product programmed with that new data pattern.

Prior art electrically alterable multiple-bit per cell memory approaches store multiple levels of charge on a 1<sup>5</sup> capacitive storage element, such as is found in a conventional dynamic random access memory (DRAM) or a charge coupled device (CCD). Such approaches are described in U.S. Pat. No. 4,139/10 by Anantha, U.S. Pat. No. 4,306,300 by Terman, U.S. Pat. No. 4,661,929 by Aold, U.S. Pat. No. 20 4,709.350 by Natagome, and U.S. Pat. No. 4,707.404 by Mano. All of these approaches use volatile storage, that is, the charge levels are not permanently stored. They provide 2" different volatile charge levels on a capacitor to define 2" different states corresponding to n-bits of data per memory 2<sup>5</sup> cell. All of these approaches have the common characteristic that whatever information is stored on such a memory cell is volatile because such a cell loses its data whenever power is removed. Furthermore, these types of memory to lose 30 charge over time even when power is maintained.

It would be advantageous to develop a multi-bit semiconductor memory cell that has the non-volatile characteristic of a mask programmable read-only-memory (ROM) and the electrically alterable characteristics of a multi-bit per cell DRAM. These characteristics combined in a single cell would provide a multi-bit per cell electrically alterable non-volatile memory (EANVM) capable of storing K<sup>\*</sup> bits of data, where "K" is the base of the numbering system being used and "n" is the number of bits to be stored in each memory cell. Additionally, it would be advantageous if the EANVM described above was fully compatible with conventional industry standard device programmers/crasers and programming/crashing algorithms such that a user can program/erase the multi-bit per cell memory in a manner identical to that used for current single-bit per cell memory devices.

#### SUMMARY OF THE INVENTION

The present invention provides a multi-level electrically alterable non-volatile memory (EANVM) device, wherein some or all of the storage locations have more than two distinct states.

In a specific embodiment, the present invention provides a multi-level memory device. The present multi-level memory device includes a multi-level cell means for storing input information for an indefinite period of time as a discrete state of the multi-level cell means. The multi-level cell means stores information in K" memory states, where K is a base of a predetermined number system, a is a number of bits stored per cell, and K">2. The present multi-level memory device also includes a memory cell programming means for programming the multi-level cell means to a state corresponding to the input information. A comparator means for comparing the memory state of the multi-level cell means with the input information is also included. The input information corresponds to one of a plurality of reference 3

voltages. The present comparator means further generates a control signal indicative of the memory state as compared to the input information.

An alternative specific embodiment also provides a multilevel memory device. The present multi-level memory device includes a multi-level cell means for storing input information for an indefinite period of time as a discrete state of the multi-level cell means. The multi-level cell means of the minimum term in the minimum term interaction of the stores information in K<sup>n</sup> memory states, where K is a base of a predetermined number system, a is a number of bits 10 stored per cell, and K<sup>n</sup>>2. A memory cell programming means for programming the multi-level cell means to a state corresponding to the input information is also included. The present multi-level memory device further includes a comparator means for comparing the memory state of the 15 multi-level cell means with the input information. The input information corresponds to one of a plurality of reference voltages. The present comparator means further generates a control signal indicative of the memory state as compared to the input information. A reference voltage means for defin- 20 ing the plurality of reference voltages is also included. The present reference voltage means is operably coupled to the comparator means.

BRIEF DESCRIPTION OF THE DRAWINGS

25 The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention:

FIG. 1 is a generic schematic representation of a non- 30 volatile floating gate memory cell.

FIG. 2 is a block diagram of a prior at single-bit memory system

FKi. 3 is a timing disgram of the voltage threshold of a prior art single-bit per cell EANVM system being pro- 35 grammed from an erased "1" state to a programmed "0".

FIG. 4 is a timing diagram of the bit line voltage of a prior single-bit per cell HANVM during a read operation. It illustrates waveform levels for both the programmed and crased conditions.

FIG. 5 is a block diagram of an M×N memory array implementing a multi-bit per cell HANVM system.

FIG. 6 is a block diagram for reading a multi-bit per cell EANVM system.

PIG. 7 shows the bit line voltage during a read cycle as a <sup>45</sup> function of time for a 2-bit per cell BANVM which has been programmed to one of four possible states, (0, 0), (1, 0), (0,1) and the fully erased condition (1,1). Four separate voltage levels are represented on this tigure, each representing one of the four possible states. Only one of these would be present for any given read operation. FIG. 8 is a block diagram of a multi-bit per cell system

combining program/verify and read circuitry.

FIG. 9 is a timing diagram for the voltage threshold for a 55 2-bit per cell EANVM being programmed from a fully erased (1.1) state to one of the other three possible states.

FIG. 10 is a timing diagram which illustrates the voltage timeshold of a 2-bit per cell EANVM being crased from a fully programmed (0,0) state to one of the other three e states. possi

FIG. 11 is a timing diagram illustrating the voltage threshold of a 2-bit per cell EANVM during a program/ verify cycle using fixed width program pulses.

FIG. 12 is a timing disgram illustrating the bit line voltage 65 of a 2-bit per cell EANVM during a grogram/vetify process which uses fixed width program pulses.

FIG. 13 is a timing diagram illustrating the voltage threshold of a 2-bit per cell EANVM during a program/ verify cycle using variable width program pulses.

FIG. 14 is a timing diagram illustrating the bit line voltage of a 2-bit per cell EANVM during a program/verify process which uses variable width program pulses.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

Reference will now be made in detail to the specific embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the specific embodiments, it will be understood that they are not intended to limit the invention to mose embodiments. On the contrary, the invention is intended to cover various alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims.

In general, the invention described here allows n-hits of information to be stored on and read from an Electrically Alterable Non-Volatile Memory (BANVM). This is accomplished by electrically varying the conductivity of the chan-nel of a floating gate FET to be within any one of K" conductivity ranges where "K" represents the base of the numbering system being employed (in a binary system, "K" equals 2). The conductivity range is then sensed and encoded. This forms the basis of an n-bit RANVM memory cell. The floating gate FET conductivity is electrically modified by using external programming hardware and algorithms which supply signals and voltages to the EANVM memory device.

These external signals and voltages are then modified internal to the device to provide an internally controlled program/verify cycle which incrementally stores electrons on the floating gate until the desired conductivity range is achieved. For the purpose of illustration, the holt per cell descriptions will assume a binary system which stores 2-bits per memory cell.

#### L PRIOR ART SINGLE-BIT EANVM DEVICES

FIG. 1 is a generic schematic representation of a nonvolatile floating gate memory cell 10. It is not intended that this schematic drawing is in any way indicative of the device structure. It is used to illustrate the fact that this invention such as the use to instant up far in a intermon refers to an FET memory cell which uses an electrically isolated, or floating, gate 14 to store charged particles for the purpose of altering the voltage threshold and hence channel conductivity of the FHT memory cell 10.

The FBT memory cell 10 includes a control gate 12 which is used either to select the memory cell for reading or is used to cause electrons to be injected onto the floating gate 14 during the programming process. Floating gate 14 is an electrically isolated structure which can indefinitely store electrons. The presence or absence of electrons on floating electrons. The presence or absence of electrons on floating gate 14 alters the volkage threshold of the memory cell 16 and as a result alters the conductivity of its channel region. A drain region 16 of the FET is coupled to a source region 18 by a channel region 19. When the floating gate 14 is fully crassed and the control gate 12 has been selected, the channel region 19 is in the fully "on", or high conductivity, state. When the floating gate 14 is fully programmed the channel region 19 is in the fully "off", or low conductivity state.

FIG. 2 is a block diagram of a prior art conventional single-bit EANVM memory system 30. The memory system

5 34 stores a single bit of information in an HANVM cell 32. The cell 32, as described in FIG. 1, is selected for reading or writing when a row, or word, select signal is applied to a orthologic terminal 34. A source terminal 36 for the FIG of the cell 32 is connected to a reference ground potential. A drain terminal 36 is connected through a pull-up device 39 the output terminal of the Cell 32. When the cell 32 stores as "1" bit, the channel of the FET is in a low conductivity, or high impedance, state so that the voltage at terminal 38 is pulled-up to the voltage level Vpull-up on terminal 38 is pulled-up to the voltage level Vpull-up on the fer is when the cell 32 stores a "1" bit, the channel of the FFT is in a high conductivity, or low impedance, state so that the voltage at terminal 38 is pulled-down by the ground poten-tial at terminal 36.

For reading the value of the single-bit stored in the cell 32, a sense amplifier 42 compares the voltage at terminal 38 with a reference voltage Vref at terminal 43. If a "0" is stored on the HANVM cell 32, the cell will be in a low conductivity on the HANVM cell 32, the cell will be in a low conductivity state and as a result the voltage at terminal 38 is above the reference voltage at terminal 43. For a "0" stored in the cell 32, the cutput terminal 44 of the sense ungiliter 42 will be a low voltage which will be transmitted through an output buffer 46 to a terminal 48 and then coupled to the 1/0 terminal 50 as a logical "0". If a "1" is stored on the EANVM cell 32, the cell is in a high conductivity state and as a result the voltage at terminal 38 is 'zelow the reference voltage at terminal 43. The output of the sense amplifier 42 will be a high voltage which will be transmitted to the 1/0 will be a high voltage which will be transmitted to the I/O terminal 56 as a logical "1".

For writing the value of an information bit stored in the cell 32, it is assumed that the cell 32 is it, the crased, or fully Cell 36. It is assumed that the cell 32 is it. the crased, or fully "on", state which corresponds to a lopical "1". The I/O terminal 56 is connected to the input terminal of an input latch/buffer 52. The output of the input latch/buffer 52 is connected to an enable/disable terminal 54 of a program interse units 56. The output makes white which is for matter connected to an enable/disable terminal 54 of a program voltage switch 56. The program voltage on a signal line 58 connected to a bil-like program voltage on a signal line 58 connected to the control gate 34 of the EANVM cell 32. When a logical '0' is present at terminal 54 of the control gate 34 of the EANVM cell 32. When a logical '0' is present at terminal 54 of the control gate 34 of the EANVM cell 32. When a logical '0' is present at terminal 54 of the control gate 34 of the EANVM cell 32. When a logical '0' is present at terminal 54 of the program voltage switch 56 from the output of Input Lathier program voltage switch 56 from the control gate 34 of the EANVM cell 32. The program voltage switch 56 is the terminal 68 to the control gate 34 of the Program voltage switch 56 provides the Program Voltage to the program voltage switch 56 is the terminal 68 to the control gate 34 of the I EANVM cell 32 to a voltage. The program voltage the dot is program provide the terminal 68 to the control gate 54 of the I between 8 to 9 volts, and the gate of the EANVM cell 32 to a voltage. The program rate the voltage the dot of the EANVM cell 32 to a the program voltage the dot of the EANVM cell 32 to a voltage. The program rate of the EANVM cell 32 to a voltage. The program rate of the EANVM cell 32 to a voltage. The program rate of the EANVM cell 32 to a voltage. The program rate of the EANVM cell 32 to a voltage. The program rate of the EANVM cell 32 to a voltage threshold of the EANVM set and programming procedure rates the voltage threshold of the EANVM set and programming is inhibited and the "1", or erased, state is maintained. voltage switch 56. The program voltage switch 56 provides

state is maintained. FIG. 3 is a timing disgram of a prior-art single-bit EANVM cell 32, as described in connection with FIG. 2 EANVM CEll 52, as described in connection with FIG. 2. The timing diagram shows the change in voltage threshold of the EANVM cell 32, as controlled by the word line and bit line programming voltages, which are illustratively

5 shown as a single signal and which are both controlled by the PCM/Write signal. The memory cell is being pro-grammed from the fully erased "1" state to the fully pro-grammed "0" state. For the duration of the PGM/Write pulse, the bit and word line program voltages, which need not be the same, are respectively applied to the source connected to the bit line 38 and to the control gate 34 of the memory cell 32. As electrons are injected onto the floating gate, the voltage fireshold of the memory cell besins to memory cell 32. As electrons are injected onto the floating gate, the voltage threshold of the memory cell begins to increase. Once the voltage threshold has been increased beyond a specific threshold value as indicated by the dashed borizontal line, the memory cell 32 is programmed to a "0"

Note that Fowler-Nordheim tunnelling can also be used instead of hot electron injection to place electrons on the floating gate. The multi-bit EANVM device described have functions with either memory cell programming technique. The prior att programming algorithms and circuits for either type of programming are designed to program a single-bit cell with as much margin as possible in as short a time as possible. For a single-bit memory cell, margin is defined as the additional voltage threshold accide to insure that the programmed cell will rotain its stored value over time. FIQ. 4 is a timing diagram showing the bit line voltage at Note that Fowler-Nordheim tunnelling can also be used etate.

FIG. 4 is a timing diagram showing the bit line voltage at FIG. 4 is a timing diagram showing the bit line voltage at terminal 38 as a function of time during a memory read operation. In this example, prior to time 11 the bit line is charged to the Vpuil-up condition. Note that it is also possible that the bit line may start at any other voltage level prior to time 1. At time 11, the EANVM cell 32 is selected and, if the cell 32 is in the grased or tilt state, the cell 32 and, if the cell 32 is in the erased or till state, the cell 32 provides a low impedance path to ground. As a result, the bit line is pulled down to near the ground potential provided at terminal 36 in FKO. 2. If the EANVM cell 32 were in the "O" or fully programmed state, the bit line voltage would remain at the Vpull-up voltage after time 1. The voltage on the bit-line terminal 38 and the reference voltage Vref at termi-nal 43 are compared by the comparisor 42, whose buffered bottput drives I/O terminal 59. When Vref is greater than the bit line voltage, the output on I/O terminal 59 is a logical "1". When Vref is lower than the bit line voltage, the output on I/O terminal 59 is a logical "O". and, if the cell 32 is in the crased or tilt state, the cell 32 on I/O terminal 50 is a logical "O".

## IL MEMORY ARRAY FOR A MULTI-BIT EANVM SYSTEM

FIG. 5 is a block diagram of a multi-bit per cell EANVM system 100 which includes an M×N array of memory cells. The cells are typically shown as a floating gate FHT, or HANVM. 102, as described in connection with FIG. 1. The array uses similar addressing techniques, external courcel signals, and I/O circuits as are used with currently available fingle bit per cell EANVM devices such as EFROM, EEPROM, FLASH, etc. devices, Row Address signals are provided at input terminals 103A and Column Address signals are provided at input terminals 103B. Bach of the EANVM cells in a row of cells has its source connected to a ground reference potential and its drain connected to a column bit line, typically shown as 106. Each of the columns is connected to a pull-up device, as indicated by the block 105. All of the control gates of a row are connected to are selected with a row select circuit 108 and columns are selected with a column select circuit 108 and connected 108 and column select circuit 110. Sense FIG. 5 is a block diagram of a multi-bit per cell HANVM

164. Rows are selected with a row select circuit 100 and columns are selected with a column select circuit 110. Sense amplifiers 112 are provided for each of the selected columns. Decode/incode circuits 114 and a-bit input/output latches/ Decode/encode circuits 114 and a-bit input/output latenes/ buffers 116 are also provided. A PGM/Write signal is pro-vided at an input terminal 118 for activating a mode control circuit 128 and a timing circuit 122.

A significant feature of this n-bit per cell system 100 as compared to a single-bit per cell implementation is that the memory density is increased by a factor of a, where a is the number of bits which can be stored on an individual multibit memory cell.

7

#### III. BASIC READ MODE OF AN N-BIT MEMORY CELL

FIG. 6 shows a binary system 150 for reading the state of an a-bit floating gate memory cell 102, as described in 10 connection with FIG. 1, according to the invention, where n is the number of bits stored in the memory cell. For this example, n is set to 2 and one of four states of the memory cell must be detected. The four possible states being. (0.0), (0.1), (1.0), or (1.1). Detecting which state is programmed 15 requires a 3-level sense amplifier 152. This amplifier includes three sense amplifiers 154, 158 each of which have their negative input terminals connected to the output terminal 168 of the memory cell 102. Sense amplifier 154 has a reference voltage Ref 3 connected to its positive input terminal. Cases amplifier 156 has a reference voltage Ref 2 connected to its positive input terminal. Sense amplifier 158 has a reference voltage Ref 1 connected to its positive input terminal. The voltage references are set such as follows: Vpull-up>Ref 3-Ref 2-Ref 1. The respective onput signals 25 S3, S2, S1 of the three sense amplifiers crive an encode logic circuit 160, which encodes the sensed signals S3, S2, S1 into an appropriate 2-bit data format. Bit 0 is provided at an 100 terminal 162 and Bit 1 is provided at an 100 terminal 164. A truth table for the encode logic circuit 160 is as follows: 30

-	S3	S2	<b>S1</b>	<b>VO</b> 1	1/00	State	_
	L	L	L	O	0	(0,0)	
	H	L	L	1	0	(1,0)	2
	H	Ĥ	L	0	1	(0,1)	
	Ħ	H	н	1	1	(1,1)	

During a read operation of an a-bit memory cell, the levels of the respective output signals S3, S3, S1 of the sense 40 amplifiers 154, 156, 158 are determined by the conductivity value to which the memory cell had been set during a programming operation. A fully erase! EANVM cell 102 will be in its lowest threshold voltage state, or the highest conductivity state. Consequently, all of the reference voltages will be higher than the bit line voltage at terminal 168, resulting in a (1.1) state. A fully programmod EANVM cell 162 will be in its highest threshold voltage state, or its lowest conductivity state. Consequently, all reference voltages will be in its highest threshold voltage state, or its lowest conductivity state. Consequently, all reference voltages will be lower than the bit line voltage at terminal 168, resulting 30 in a (0.0) state. The intermediate (irreshold states are encoded as is illustrated in the turth table for the logic circuit 168. FGI, 7 shows the bit line voltage is a function of time at terminal 168, during a read cycle, far a binary 2-bit per memory cell. For purposes of illustration, each of the four 55 possible waveforms corresponding to the four possible programmed states of the memory cell are shown. During a read cycle only the waveform corresponding to the programmed state of the EANVM cell would occur. For example, assume the EANVM memory cell 162 has been programmed to a 60 (1,0) state. Prior to time 14, because the EANVM cell 162 has not yet beca selected or activated, the bit line 106 is pulled-up to Vpull-up. At time 11, the EANVM cell is selected using conventional memory address decoding techniques. Because the EANVM cell has been programmed to 63 a specific conductivity level by the clarge on the floating gate, the bit line is pulled down to a specific voltage level -

corresponding to the amount of current that the cell can sink at this specific conductivity level. When this point is reached The spectra consistency with the first point is reached at time 2 the bit line voltage shall lizes at a voltage level Vref3 between reference voltages Ref 3 and Ref 2 which correspond to a (1.0) state. When the EANVM cell 102 is de-selected, the bit line voltage will return to its pulled-up condition. Similarly, the bit-line voltage stabilizes at Vref2 for the 0.1 state for or st zero with for the 11 state EVGP for the 0.1 state for, or at zero volts for the 1.1 state. FIG. B is a block diagram of an n-bit memory cell system 280. For purposes of illustration a binary 2-bit per cell system is shown. However, the concepts of the invention extend to systems where n is greater than 2. It is also intended that the invention include any system where the EANVM memory cell has more than two states. For example, in a non-binary system, the memory states can be three or some other multiple of a non-binary system. Some of the components of this system 200 are shown and described with the same reference numerals for the components of FIG. 6 for the read mode of operation. It is intended that these same reference numerals identify the same components. The system 200 includes a memory cell 102, as described in FIG. 1, with a bit line output terminal 168, For the read mode of operation. a 3-level sense amplifier 152 with read reference voltages Ref 1, Ref 2, and Ref 3 and an encoder 169 is provided. Read data is provided at a Bit I/O terminal 162 and at a Bit 1 1/0 terminal 164. For the write mode of operation. a verify reference voltage select circuit 222 provides an analog voltage reference level signal X to one input terminal of an analog comparator 202. The verify reference voltages are chosen so that as soon as the bit line voltage on bit line 106 is greater than he werify reference voltage the threshold of the EANVM cell 102 is set to the proper threshold corr-sponding to the memory state to which it is to be progranmed. To this end, y and to make to violages Viefl, Vref2, Vref3, and Vref4 are set such that Vref4 is above Ref 3, Vref3 is between Ref 3 and Ref 2, Vref2 is between Ref 1 and Ref 2, and Vref1 is below Ref 1. During a normal read operation, the bit line voltage will settle midway between the read reference voltages to insure that the memory contents Will be read accurately. The verify reference voltage select circuit 222 is controlled by the 2-output bits from a 2-bit input latch/baffer circuit 224, which receives binary input bits from the 1/0 terminals 162 and 164. The Y signal input bits from the 10 permutate 146 and 100, and a suggest appearance of the analog comparator 202 is connected to the bit line output terminal 168 of the multi-level memory cell 102. ine output terminal 168 of the multi-level memory cell 102. The output signal from the analog comparitor is provided on a signal line 204 as an enable/disable signal for the program voltage switch 220. An output signal line 206 from the program voltage switch 220 provides the word line program voltage to the control gate of the EANVM cell 102. Another output signal line 106 constitutes the bit line and provides the bit-line programming voltage to the bit-line terminal 168 the uni-line programming voting to the bit-line terminal too of EANVM cell 102. After a program/verify timing circuit 285 is enabled by a PCH/Write signal provided on signal line 212 from a PCH/Write terminal 214, the timing circuit 265 provides a series of program/verify timing pulses to the program voltage switch 220 on a signal line 210. The pulse of the set of program of the pulse widths are set to control the programming process so that the voltage threshold of the EANVM cell 102 is incrementally altered by controlling the injection of charge onto the floating gate of the EANVM cell. Each programming cycle increases the voltage threshold and, as a result, decreases the conductance of the memory cell 162. After each internal program cycle is complete, as indicated by signal line 210 going "high", the program voltages are removed via the Program Voltage Switch 220 and a verify cycle begins. The voltage threshold of memory cell 102 is then determined by 9

using the comparator 202 to compare the bit line voltage at terminal 168 with the selected verify reference voltage from terminal 168 with the selected verify reference voltage from the verify reference voltage select circuit 222. When the bit ine voltage exceeds that supplied by the verify reference voltage select circuit 222, the output signal 204 from the comparator 202 will then disable the program voltage switch 220 ending the programming cycle. For this embodiment of the invention, during a write operation comparison of the 220 ending the programming cycle. For this embodiment of the invention, during a write operation, comparison of the current memory cell analog contents with the analog infor-mation to be programmed on the memory cell 192 is performed by the analog comparator 292. The verify refer-ence voltage select circuit 222 analog output voltage X is determined by decoding the output of the n-kit input latch/ buffer 224 (m=2) in the illustrative form). The Y input signal to the analog comparator 202 is taken directly from the bit to the analog comparator 202 is taken directly from the bit line terminal 168. Note that the 3-level senselencode circuits 152. 164, and reference voltage select sircuit 222 may be completely independent, as indicated in the drawing. Alternatively, they may be coupled together to alternately time share common circuit components. This is possible because the 3-level sense/encode circuits 152 and 160 are occause the 3-never sense/encode circuits 152 and 160 are used in the read mode of operation while the verify reference voltage select circuit 222 is used only in the write/verify mode of operation.

# IV. BASIC WRITE MODE FOR A MULTI-BIT PER CELL EANVM SYSTEM

PER CELL EANVM SIGIEM In the write mode, a binary n-bit per cell EANVM system must be capable of electrically programming a memory cell to 2° uniquely different threshold levels. In the two-bit per cell implementation, because it is assumed that the cell starts from the crussed (1.1) state, it is only necessary to program three different thresholds (Vil. Vi2, and Vi3) which define three different thresholds (Vil. Vi2, and Vi3) which define the (0.1), (1.0), and (0.0) states. Vil is the threshold required such that in the read mode, the bit line voltage will fall between Ref 1 and Ref 2. Vi2 is the threshold required such that in the read mode, the bit line voltage will fall between that in the read mode, the bit line voltage will fall between that to the read moot, are on the votage will tall between Ref 2 and Ref 3. V13 is the threshold required such that in the read mode, the bit line voltage will be greater than Ref

FIG. 9 illustrates the change in voltage threshold for a 4-level. or 2-bit BANVM cell as the floating gate is being charged from an enased (1.1) threshold state to any one of the three other possible states. In guice art single-bit memory will where there are only two states the feelow objective is cells where there are only two states, the design objective is ceus where there are only we state in the floating gate to insure that to provide enough charge to the floating gate to insure that the cell's voltage threshold is programmed at high as ine cent a vontage uncanons is programmer as men as possible, as shown in FIG. 3. Because there is no upper threshold limit in a single-bit per cell system, overprogram-ming the cell will not cause incourse that to be stored on the

memory cell. As will be appreciated from FIG. 9, in an n-bit per cell system the memory cell must be charged to a point so that the voltage threshold is within a specific voltage threshold range. In this example, where the cell is being programmed to a (1.0) state, the proper threshold range is defined as being above a threshold level Vt2 and as being below a threshold level Vt2

tovel VLS. To accomplish this n-level programming it is necessary to 60 add to or modify the prior art HANVM circuitry. FIG. 8 shows the additional or modified circuits, including a ref-erence voltage select, an n-bit latch/buffer, a program/verify timing circuit, and a comparator. The comparator can be other divided or select.

FIG. 10 illustrates the voltage threshold of an EANVM cell as the floating gate is being erased from a (0,0) state. either digital or analog.

1U Standard EANVM grogramming operating procedure calls for a memory cell to be crased prior to being programmed. This crasure can be performed at the byte, block, or chip level and can be performed by electrical. UV, or other means. In this type of system the cell would be completely crased to a (1.1) state prior to initiating a programming cycle. If a system has the capability to crase an individual memory cell, then it is not necessary to erase all of the cells of a group thor to initiating a programming operation. It is memory cell, use a t is not necessary to crate all of the cells of a group prior to initiating a programming operation. It is then possible to incrementally crase an individual memory cell, as necessary, to program the cell to the appropriate voltage threshold as is indicated by the waveforms labelled (10) and (01)

(1.0) and (0.1). .0) and (0,1). FIG. 11 is a timing diagram which illustrates how a 2-bit

10

(1.0) and (0.1). FIG. 11 is a timing diagram which illustrates how a 2-bit EANVM cell of FIG. 8 is programmed from an erased (1.1) state to a (1.0) state using the timing circuitry 248 to generate fixed length timing pulses. A low logic level state of the PGM/Write signal on signal line 212 cashies the timing circuit 248. When enabled at time 13, the timing circuit 248 provides an internal fixed width low level inter-nal PGM timing pulse on signal line 210 to the program voltage switch 226. For the duration of the low state of the internal PGM timing pulse, the bit line and word line internal PGM timing pulse, the bit line and word line internal PGM timing pulse, the bit line and word line internal PGM timing pulse, the bit line and word line internal PGM timing pulse, the bit line and word line internal PGM timing pulse, the bit line and word line internal PGM timing pulse, the programming voltage levels as shown in FIG. 11. During this programming voltage levels as shown in enternal PGM timing pulse from timing circuitry 246 switches to a high level, the programming voltages are removed and a verify cycle begins. For this example, verify reference voltage Vref3 is compared with the bit line volt-son. This internality contenting reasons. 29 removed and a verify cycle begins. For this example, verify reference voltage Vref3 is compared with the bit line volt-age. This internally controlled program/verify cycle repeats itself until the bit line voltage on terminal 166 exceeds Vref3. At this time, 12, the EANVM cell 102 is verified to have been compared to a (110) or to an an an an an an an an Viers. At this time, i.e. the EANVM cen 182 is verified to have been programmed to a (1.0) state and programming is halted by the comparator 242 providing a disable signal on signal line 204 to the program voltage switch 220.

signal line 204 to the program voltage switch 229. FIG. 12 illustrates the bit line voltage of a 2-bit per cell EANVM as it is being programmed from a fully erased, or fully "on", state (1.1) to a partially "off" state (1. 0) using fixed length program pulses. When the externally applied PGM/Write pulse is applied at time 11, the program/verify timing circuit 206 first indicates a verify cycle to determine the current status of the memory cell 182. This is indicated timing circuit 266 nrst industes a verry cycle to determine the current status of the memory cell 102. This is indicated by the bit line voltage being pulled to a ground condition from, in this example. Vpull-up, More generally, prior to time 11, the bit line voltage could be pre-set to any voltage level. Once the cell has been determined to be aly contage below the verify reference voltage, Vref3 in this example. corresponding to the data to be programmed, the first program cycle is initiated. This is represented by the bit line voltage being pulled up to Vyrogram. After the first fixed length programming pulse ends, a verify cycle begins. This is represented by the bit line voltage being pulled down to so point midway between ground potential and Ref1. During each successive verify cycle the bit line voltage is observed to incrementally increase. This program/verify cycle cor-tinues until the bit-line voltage exceeds the selected verify reference voltage, in this case Vref3, which indicates a memory state of (1.0), at time 12. time II, the DR the voltage could be present of any ton level. Once the cell has been determined to be at a condi

reference voltage, in this case view, which mancages a memory state of (1,0), at time 12. FIG. 13 illustrates how a 2-bit EANVM cell is pro-grammed from an erased (1,1) state to a (1.0) state using variable length programming pulses. The internal FGM pulses for this implementation start with a low state longer than for first durids implementation of FIGS. 11 and 12. The pulses for this implementation start with a low state longer than for fixed-width implementation of FIGS. 11 and 12. The low-state pulse widths grow progressively shorter as the memory cell approaches the appropriate voltage threshold.

11 This approach requires more precise control than the fixed length approach. However, programming times can be greatly reduced on average.

FIG. 14 illustrates the bit line voltage of a 2-bit per cell FIG. 14 illustrates the bit line voltage of a 2-bit per cell EANVM as it is being programmed from a fully crased, or 5 fully "on", state (1.1) to a partially "ioff" state (1.0) using variable length program pulses. When the externally applied PGM/Write pulse goes to an active low level at time 11, the program/verify timing circuit 288 first initiates a verify cycle to determine the current status of the memory cell 102. This is indicated by the bit line voltage being pulled to a ground condition from. In this example. Vpull-m, Although, prior to time 11, the bit line voltage could be preset to any voltage level. Once the cell has been determined to be at a condition time 11, the bat line voltage could be preser to any voltage level. Once the cell has been determined to be at a condition below the verify reference voltage our sponding to the data 15 to be programmed, Vref3 in this example, the first program cycle is initiated. This is represented by the bit line voltage cycle is initiated. This is represented by the bit line voltage being pulled up to Vprogram. After the first variable length programming pulse is over, another verify cycle begins. This is represented by the bit line voltage treing pulled down to 20 a point midway between Ref1 and Ref2. During each successive verify cycle the bit line voltage is observed to incrementally increase. This program/verify cycle continues until the bit-line voltage supasses the selected verify refer-ence voltage, in this case Vref3 which indicates a memory <sup>25</sup> state of (1.0), at time t2. state of (1.0), at time t2.

state of (1.0), at turne t2 Accordingly, the programming process for an a-bit per cell FANVM uses program/verify cycles, to incrementally program a cell. The durations of these tycles are determined by the timing circuit 208. A key element of the system is to provide a programming scheme which provides for accurate programming of the memory cell 162. This is accomplished by matching the pulse widths of the timing pulses of the timing circuitry 208 to the program time of the EANVM cell being used. As indicated in FIGS. 11 and 13, a desired 35 being used. As moneyed in FAUSA 14 and 15, a observed voltage: threshold actually falls within a range of threshold voltages. If the program pulses are too long, then too much charge may be added to the floating gars of the memory cell 100 fails. 192. This may result in an overshoot of the target voltage threshold, resulting in incorrect data being stored in the 46 memory cell.

The programming pulse width is set such that if the voltage threshold of the cell 162 after the (n-1) programming pulse is at a point just below the target voltage threshold, then the (n)th, or final, program pulse will not cause an overshoot resulting is an overprogrammed condition for a memory cell tion for a memory cell.

FIG. 8 may also use a digital comparator rather than the analog comparator 242 shown in FIG 8. The digital com-so parator would use the encoded data from the encode cir-cuitry 166 which represents the current contents of the EANVM cell 102, as the input to the comparator represent the. The verify reference voltage select 222 would provide the voltage to be encoded with the input coming from the 55 output of the n-bit input latch/buffer 124, representing the data to be programmed. Otherwise, the function of the comparator within the system remains the same. The formeding descriptions of machine methodizents of the FIG. 8 may also use a digital comparator rather than the

The foregoing descriptions of specific embodiments of the The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of 60 illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the 63 principles of the invention and its practical application, to thereby a rathe others while in the set to best utilize the thereby enable others skilled in the art to best utilize the

invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.

What is claimed is: 1. A multi-level memory device comprising:

- 1. A nanu-reven memory device comprising: an electrically alterable non-volatile multi-level memory cell for storing input information in a corresponding one of K<sup>2</sup> predetermined memory states of said multi-level memory cell, where K is a base of a predeter-mined number system, n is a number of bits stored per cell and K<sup>2</sup>-2<sup>2</sup>. cell, and K">2;
- memory cell programming means for programming said multi-level memory cell in accordance with said input information;
- reference voltage selecting means for selecting one of a plurality of reference voltages in accordance with said input information, each of said reference voltages corresponding to a different one of said predetermined memory states; and
- comparator means for comparing a voltage of said multilevel memory cell with the selected reference voltage, said comparator means further generating a control signal indicating whether the state of said multi-level memory cell is the state corresponding to said input information.

2. A device according to claim 1, wherein each memory state is bounded by one or more voltage values, and each reference voltage differs from the voltage value or values bounding the corresponding memory state.

3. Multi-level memory apparatus, comprising

- an electrically alterable non-volatile memory cell having more than two predetermined memory states;
- selecting device which selects one of a plurality of reference signals in accordance with information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding a different memory size of said memory cell; and nding to
- a comparator which compares a signal corresponding to the state of said memory cell with the selected refer-ence signal to verify whether said memory cell is programmed to the state indicated by said information. 4. Apparatus according to claim 3, wherein said compara-

tor compares a bit line signal of said memory cell with the selected reference signal.

5. Apparatus according to claim 3, wherein said compara-tor computes a bit line voltage of said memory coll with a voltage of the selected reference signal.

- 6. Multi-level memory apparatus, comprising an electrically alterable non-volatile memory cell having more than two predetermined memory states;
- a selecting device which selects one of a plurality of reference signals in accordance with information indi-
- reservator argants in accordance with information indi-cating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell; and
- a omercent memory state to say memory out, and a verifying device which detects a parameter indicating the state of said memory cell and verifies whether said memory cell is programmed to the state indicated by said information based on the detected parameter and the state of second

the selected reference signal. 7. Apparatus according to claim 6, wherein said verifying device detects said parameter at a bit line terminal of said memory cell.

Apparatus according to claim 6, wherein said parameter is a bit line voltage of said memory cell.

- 13 Multi-level memory apparatus, comprising: an electrically alterable non-volatile memory cell having more than two predetermined memory states;
- a selecting device which selects one of a plurality of predetermined reference signals in accordance with information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell;
- a programming signal source which applies a program- 10 ming signal to said memory cell; and
- a comparator which compares a signal corresponding to the state of said memory cell with the selected refer-eace signal to verify whether sidd memory cell is ence signal to verify whether such memory cell is programmed to the state indicated by said information. 10. Apparatus according to claim 9. wherein said com-parator compares a bit line signal of said memory cell with the selected reference signal. 15
- 11. Apparatus according to claim 9, wherein said com-parator compares a bit line voltage of said memory cell with 20 a voltage of the scienced reference signal.
- 12. Multi-level memory apparatus, comprising: an electrically alterable non-volatile nemory cell having more than two predetermined memory states;
- a selecting device which selects one of a planality of <sup>25</sup> reference signals in accordance with information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell;
- a programming signal source which applies a program-ning signal to said memory cell; and
- a verifying device which detects a parameter indicating the state of said memory cell and which verifies whether said memory cell is programmed to the state indicated by said information based on the detected parameter and the selected reference signal. 13. Apparatus according to claim 12 wherein said veri-

fying device detects said parameter at a bit line terminal of said memory cell.

- 40
   14. Apparatus according to claim 12, wherein said parameter is a bit line voltage of said memory cell.
   15. Multi-level memory apparatus, comprising:
   an elevelus attendes and utility of the same transformation of the same transformation
  - an electrically alterable non-volatile memory cell having more than two predetermined memory states;
  - a selecting device which selects one of a plurality of reference signals in accordance with information indicating a memory state to which sail memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell;
  - a programming signal source which applies a programming signal to said memory cell; and
  - a control device which controls the application of said programming signal to said memory cell based on the selected reference signal.

16. Apparatus according to claim 15, wherein said control device detects a parameter indicating the state of said memory cell, verifies whether said memory cell is pro-grammed to the state indicated by said information based on grammed to the state indicated by said information based on the detected parameter and the selected reference signal, and 60 controls the application of said programming signal to said memory cell based on a result of the verification. 17. Apparatus according to claim 15, wherein said control device compares a signal corresponding to the state of said memory cell with the selected reference signal and controls 65 the application of said recorrespondence signal and controls 65

the application of said programming signal to said memory cell based on a result of the comparison.

18. Apparatus for verifying programming of an electri-cally alterable non-volatile memory cell having more than two predetermined memory states, comprising:

- a selecting device which selects one of a plurality of selecting device which accordance with information indi-reference signals in accordance with information indi-cating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of and memory cell; and
- comparator to compare a signal corresponding to the state of said memory cell with the selected reference signal to verify whether said memory cell is pro-
- grammed to the state indicated by said informatio 19. Apparatus according to claim 18, wherein the signal orresponding to the state of said memory cell is a bit line
- corresponding to the state of and memory cell signal of said memory cell. 29. Apparatus according to claim 18, wherein the signal corresponding to the state of said memory cell is a bit line voltage of said memory cell.
- 21. Apparatus for verifying programming of an electri-cally alterable non-volatile memory cell having more than two predetermined memory states, comprising:
- a selecting device which selects one of a plurality of reference signals in accordance with information indi-cating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell; and
- a verifying device to detect a parameter indicating the state of said memory cell and to verify whether said memory cell is programmed to the state indicated by said information based on the detected parameter and the selected reference signal.
- the selected reterence signal. 22 Apparatus according to claim 21, wherein said parameter eter is a bit line signal parameter of said memory cell. 23. Apparatus according to claim 21, wherein said param-eter is a bit line voltage of said memory cell.
- 24. Apparatus for programming an electrically alterable non-volatile memory cell having more than two predeter-mined memory states, comprising:
- a selecting device which selects one of a plurality of
- redetermined reference signals in accordance wi predetermined reference signifs in accordance who information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said mory cell;
- programming signal source to apply a programming signal to said memory cell; and
- signal to said meanory test, and a comparator to compare a signal corresponding to the state of said memory cell with the selected reference signal to verify whether said memory cell is pro-grammed to the state indicated by said information. 25. Appearatus according to claim 24, wherein the signal prresponding to the state of said memory cell is a bit line whether the second s
- signal of said memory cell.
- 26. Apparatus according to claim 24, wherein the signal corresponding to the state of said memory cell is a bit line voltage of said memory cell.
- 27. Apparatus for programming an electrically alterable non-volatile memory cell having more than two predeter-mined memory states, comprising:
- incu memory states, computing, a selecting device which selects one of a plurality of reference signals in accordance with information indi-cating a memory state to which said memory cell is to be programmed, each reference signal corresponding to be programmed, each reference again a side memory cell; a different memory state of said memory cell;
- a programming signal source to apply a programming signal to said memory cell; and

15
a verifying device to detect a parameter indicating the state of said memory cell and to verify whether said memory cell is programmed to the state indicated by said information based on the detected parameter and the selected parameter said said state indicated by and the state indicated by and the state indicated by and the state indicated by any said information based on the detected parameter and the selected parameter of said memory cell.
39. Apparatus according to claim 27, wherein said parameter is a bit line voltage of said memory cell.
30. Apparatus for programming an dectrically alterable non-volatile memory cell having more than two predetermined memory state to which selects one of a planality of reference signals in accordance with information indicating device which selects one of a planality of reference signals in accordance with information indicating a memory state to said asamory cell.
a different memory state to said asamory cell.
a different memory state to said asamory cell.
a control device to control the application of said promise signal to each nervoy cell memory cell in a control device to control the application of said promise signal to each nervoy cell memory cell hered on the parameter of a planality of the said samory cell.

- signal to sale memory cell; and a control device to control the application of said pro-gramming signal to said memory cell based on the selected reference signal. 31. Apparatus according to claim 39, wherein said control wine is constructed to deter a superstate indication the

31. Apparants according to claim 39, wherein taid control device is constructed to detect a parameter indicating the sate of said memory cell. to verify whether said memory cell is programmed to the state indicated by said information based on the detected comments and the related to remain is programmed to the state indicated by said information based on the detected parameter and the selected reference signal, and to control the application of said programming signal to said memory cell based on a result of the verifi-cation

32 Apparatus according to claim 30, wherein said control cation. 34 Apparatus according to caim 34, wherein said control device is constructed to compare a signal corresponding to the state of said memory cell with the selected reference signal, and to control the application of said programming signal to said memory cell based on a result of the com-parient

- parison. 33. A method of verifying programming of an electrically alterable son-volatile memory cell having more than two predetermined memory states, said method comprising: selecting one of a plurality of reference signals in accor-dance with information indicating a memory state to paties and memory cell is to be programmed, each dance with information indicating; a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell; and
- comparing a signal corresponding to the state of said 45 memory cell with the selected reference aignal to verify memory cell with the selected reference signal to verify whether said memory cell is programmed to the state indicated by said information. 34. A method according to claim 33, wherein said com-paring includes comparing a bit line signal of said memory 50 cell with the selected reference signal. 35. A method according to claim 33, wherein said com-paring includes comparing a bit line voltage of said memory cell with a voltage of the selected reference signal. 36. A method of verifying programming of an electrically 35 alterable non-volatile memory cell having more than two predetermined memory states, said method comprising: selecting one of a plurality of reference signals in accor-

edetermined memory states, and memod computing: selecting one of a plurality of reference signals in accor-dance with information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory 60

state of said memory cell; detecting a parameter indicating the state of said memory

cent; and verifying whether said memory cell is programmed to the 63 state indicated by said information based on the detected parameter and the selected reference signal.

37. A method according to claim 36, wherein said param-eter is detected at a bit line terminal of said memory cell.
 38. A method according to claim 36, wherein said param-eter is a bit line voltage of said memory cell.
 39. A method of programming an electrically alterable non-volatile memory cell having more than two predeter-mined memory states, said method comprising: selecting one of a plurality of predetermined reference

need memory states, and method comprising: selecting one of a plurality of predetermined reference signals in accordance with information indicating a memory state to which said memory cell is to be more state of the reference signal corresponding to a

programmed, each reference signal corresponding to a different memory state of said memory cell; applying a programming signal to said memory cell; and

applying a programming signal to said memory cell; and comparing a signal corresponding to the state of said memory cell with the selected reference signal to verify whether said memory cell is programmed to the state indicated by said information.
40. A method according to claim 39, wherein said comparing includes comparing a bit line signal of said memory cell with the selected reference signal.
41 A method according to claim 39, wherein said comparing the said comparing to claim 39.

41. A method according to claim 39, wherein said com-

41. A method according to claim 39, wherein said comparing includes comparing a bit line voltage of said memory cell with a voltage of the selected reference signal.
42. A method of programming an electrically alterable non-volatile memory cell having more than two predetermined memory states, said method comprising:

- new memory states, saut method comprising: electing one of a plurality of reference signals in accor-dance with information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell; services a corresponding to a different memory
  - spins of said memory coll; spilying a programming signal to said memory cell; detecting a parameter indicating the state of said memory
- cell; and verifying whether said memory cell is programmed to the state indicated by said information based on the detected parameter and the selected reference signal.

43. A method according to claim 42, wherein said param-eter is detected at a bit line terminal of said memory cell.

eter is detected at a bit line terminal of said memory cell. 44. A method according to claim 42, wherein said param-eter is a bit line voltage of said memory cell. 45. A method of programming an electrically altrable non-volatile memory cell having more than two predeter-mined memory states, said method comparising:

selecting one of a plurality of reference signals in accorsecting one of a puratity or reference signals in accor-dance with information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell;

state or sale memory cell; applying a programming signal to said memory cell; and controlling the application of said programming signal to said memory cell based on the selected reference

signal. 46. A method according to claim 45, including detecting a parameter indicating the state of said memory cell, veri-fying whether said memory cell is programmed to the state indicated by said information based on the detected param-ter and the selected reference signal, and wherein the available of said reference signal, and wherein the

eter and the selected reference signal, and wherein the application of said programming signal is controlled based on a result of said verifying. 47. A method according to claim 45, including comparing a signal corresponding to the state of said memory cell with the selected reference signal, and wherein the application of said grogramming rignal is controlled based on a result of and comparing. said comparing.

\* \* \* \* \*



Page 31 of 235



200

Attorney Docket No. 016176-000110US

## PATENT APPLICATION

## ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL

Inventors:

Gerald J. Banks 200 Pawnee Place Fremont, California 95439 (a citizen of the United States of America)

Entity: Small

TOWNSEND and TOWNSEND KHOURIE and CREW Steuart Street Tower, 20th Floor One Market Plaza San Francisco, California 94105 (415) 543-9600

## ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL

## ABSTRACT OF THE DISCLOSURE

35

A multi-bit memory device with a memory cell means for storing input information for an indefinite period of time. The multi-bit memory means stores information in up to  $K^n$  memory states ( $K^n > 1$ ). A memory cell programming means and comparator means is also included. The present multi-bit memory device also includes a voltage divider arrangement with pull-up devices in a memory array to provide stable and accurate reference voltages over process, temperature, and voltage variations.

10

@\sem\16176\1-5.spp

## 08 110200

5

10

15

20

25

A.

PATENT Attorney Docket No. 016176-000110US

## ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL

1

## BACKGROUND OF THE INVENTION

Cross Reference to Related Applications (WISIO) This application is a continuation in part of U.S. Patent Application Serial No. 08/071,816, filed June 4, 1993 entitled "Electrically Alterable Non-Volatile Memory with N-Bits Per Memory Cell," A which is a continuation of U.S. Patent Application Serial No. 07/652,878, filed February 8, 1991 (now U.S. Patent No. 5,218,569) entitled "Electrically Alterable Non-Volatile Memory with N-Bits Per Cell."

## . Field of the Invention

This invention relates to non-volatile memory (NVM) devices; and, more particularly, is concerned with an apparatus and method for providing a multi-level NVM device with stable reference voltages.

## 2. Description of the Background Art

In conventional single-bit per cell memory devices, the memory cell assumes one of two information storage states, either an "on" state or an "off" state. This combination of either "on" or "off" defines one bit of information. As a result, a memory device which can store n-bits of data requires n separate memory cells.

Increasing the number of bits which can be stored in a single-bit per cell memory device relies upon increasing the number of memory cells on a one-for-one basis with the number of bits of data to be stored. Methods for increasing the number of memory bits in a single memory device have relied upon the following advanced manufacturing techniques:

30 manufacture larger die which contain more memory cells; or use improved lithography techniques to build smaller memory cells and allow more memory cells to be placed in a given area on a single chip.

Page 34 of 235

Martin Viers

An alternative approach to the single-bit per cell approach involves storing multiple-bits of data in a single memory cell. Previous approaches to implementing multiple-bit per cell non-volatile memory devices have only involved mask programmable read only memories (ROMs). In one of these approaches, the channel width and/or length of the memory cell is varied such that 2<sup>n</sup> different conductivity values are obtained which correspond to 2n different states corresponding to n-bits of data which can be stored on a single memory cell. In another approach, the ion implant for the threshold voltage is varied such that the memory cell will have 2<sup>n</sup> different voltage thresholds (Vt) corresponding to 2<sup>n</sup> different conductance levels corresponding to 2<sup>n</sup> different states corresponding to n-bits of data which can be stored on a single memory cell. Examples of memory devices of these types are described in US Patent No. 4,192,014 by Craycraft, US Patent No. 4,586,163 by Koike, US Patent No. 4,287,570 by Stark, US Patent No. 4,327,424 by Wu, and US Patent No. 4,847,808 by Kobatake.

2

20

25

A

A

4

Α

A

2

5

10

15

Single-bit per cell read-only-memory devices are only required to sense, or read, two different levels or states per cell, consequently they have need for only one voltage reference. Sensing schemes for multi-level memory devices are more complex and require 2<sup>n</sup>-1 voltage references. Examples of such multiple state sensing schemes for ROMs are described in US Patent No. 4,449,203 by Adlhoch, US Patent No. 4,495,602 by Shepard, US Patent No. 4,503,578 by Iwahashi, and US Patent No. 4,653,023 by Suzuki. A -limitation with the conventional sensing schemes is often inaccurate and unstable reference voltage levels. The conventional sensing schemes have reference voltage levels which cannot accurately track bit-line voltage levels through process, temperature, and voltage variations.-

35

30

These approaches to a multi-bit ROM commonly have one of  $2^n$  different conductivity levels of each memory cell being determined during the manufacturing process by means of a customized mask that is valid for only one data pattern. Thus, for storing n different data information patterns, a minimum of n different masks need to be produced and incorporated into a manufacturing process. Each time a data information pattern needs to be changed a new mask must be created and a new batch of semiconductor wafers processed. This dramatically increases the time between a data pattern change and the availability of a memory product programmed with that new data pattern.

3

With that new data passes. Prior art electrically alterable multiple-bit per cell memory approaches store multiple levels of charge on a capacitive storage element, such as is found in a conventional dynamic random access memory (DRAM) or a charge coupled device (CCD). Such approaches are described in US Patent No. 4,139,910 by Anantha, US Patent No. 4,306,300 by Terman, US Patent No. 4,661,929 by Aoki, US Patent No. 4,709,350 by Nakagome, and US Patent No. 4,771,404 by Mano. All of these approaches use volatile storage, that is, the charge levels are not permanently stored. They provide 2<sup>n</sup> different volatile charge levels on a capacitor to define 2<sup>n</sup> different states corresponding to n-bits of data per memory cell. All of these approaches have the common characteristic that

whatever information is stored on such a memory cell is volatile because such a cell loses its data whenever power is removed. Furthermore, these types of memory cells must be periodically refreshed as they have a tendency to lose charge over time even when power is maintained.

It would be advantageous to develop a multi-bit semiconductor memory cell that has the non-volatile characteristic of a mask programmable read-only-memory (ROM) and the electrically alterable characteristic of a multi-bit per cell DRAM. These characteristics combined in a single cell would provide a multi-bit per cell electrically alterable non-volatile memory (EANVM) capable of storing K<sup>n</sup> bits of data, where "K" is the base of the numbering system being used and "n" is the number of bits to be stored in each memory cell. Additionally, it would be advantageous if the EANVM described above was fully compatible with conventional industry standard device programmers/erasers and programming/erasing algorithms such that a user can

10

15

5

.

20

25

30

35
program/erase the multi-bit per cell memory in a manner identical to that used for current single-bit per cell memory devices.

4

# SUMMARY OF THE INVENTION

The present invention provides a multi-level electrically alterable non-volatile memory (EANVM) device, wherein some or all of the storage locations have more than two distinct states and such states are compared to stable. reference voltages ... The stable reference voltages are ... generated by way of colls made during the same (or similar). process steps as the memory device.

5

10

15

20

25

30

35

5

- 1

Ø

A

In a specific embodiment, the present invention provides a multi-level memory device. The present multi-level memory device includes a multi-level cell means for storing input information for an indefinite period of time as a discrete state of the multi-level cell means. The multi-level cell means stores information in  $K^n$  memory states, where K is a base of a predetermined number system, n is a number of bits stored per cell, and  $K^n > 2$ . The present multi-level memory device also includes a memory cell programming means for

programming the multi-level cell means to a state corresponding to the input information. A comparator means for comparing the memory state of the multi-level cell means with the input information is also included. The input information corresponds to one of a plurality of reference voltages. The present comparator means further generates a control signal indicative of the memory state as compared to the input information.

An alternative specific embodiment also provides a multi-level memory device. The present multi-level memory device includes a multi-level cell means for storing input information for an indefinite period of time as a discrete state of the multi-level cell means. The multi-level cell means stores information in  $K^n$  memory states, where K is a base of a predetermined number system, n is a number of bits stored per cell, and  $K^n > 2$ . A memory cell programming means for programming the multi-level cell means to a state

Page 37 of 235

corresponding to the input information is also included. The present multi-Tevel memory device further includes a comparator means for comparing the memory state of the multilevel cell means with the input information. The input information corresponds to one of a plurality of reference voltages. The present comparator means further generates a control signal indicative of the memory state as compared to the input information. A reference voltage means for defining the plurality of reference voltages is also included. The present reference voltage means is operably coupled to the

5

In an alternative specific embodiment, the present comparator means. invention provides an integrated circuit with a plurality of multi-level cells. The present integrated circuit includes a multi-level memory cell for storing input information for an indefinite period of time as a discrete state of said multilevel memory cell. The multi-level memory cell stores information in  $K^n$  memory states, where K is a base of a predetermined number system and n is a number of bits stored per multi-level memory cell/wherein  $K^n > 2$ . The present integrated circuit also includes a memory cell programming circuit for programming the multi-level memory call to a memory state corresponding to the input information. A comparator for comparing the memory state of the multi-level memory cell with the prout information is also included. The input information corresponds to one of a plurality of reference voltages. The comparator means further generates a control signal indigative of the memory state as compared to the input information. The present integrated circuit also includes a reference voltage cell for providing the one plurality of reference voltages. The reference voltage cell is operably coupled to the comparator. The multi-level memory cell is defined by one of the plurality of multi-level cells and the reference voltage cell is defined by another of the plurality of multi-level cells.

35

: }

30

5

10

15

20

25

A further embodiment provides an integrated circuit device with a plurality of multi-level cells. The plurality

Page 38 of 235

of multi-level gells defines a multi-level memory cell and a reference voltage cell.

6

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention:

Fig. 1 is a generic schematic representation of a non-volatile floating gate memory cell.

10

5

Fig. 2 is a block diagram of a prior art single-bit memory system.

Fig. 3 is a timing diagram of the voltage threshold of a prior art single-bit per cell EANVM system being programmed from an erased "1" state to a programmed "0".

15

25

30

35

Fig. 4 is a timing diagram of the bit line voltage of a prior single-bit per cell EANVM during a read operation. It illustrates waveform levels for both the programmed and erased conditions.

Fig. 5 is a block diagram of an M x N memory array 20 implementing a multi-bit per cell EANVM system.

Fig. 6 is a block diagram for reading a multi-bit per cell EANVM system.

Fig. 7 shows the bit line voltage during a read cycle as a function of time for a 2-bit per cell EANVM which has been programmed to one of four possible states, (0, 0), (1, 0), (0,1) and the fully erased condition (1,1). Four separate voltage levels are represented on this figure, each representing one of the four possible states. Only one of these would be present for any given read operation.

Fig. 9 is a timing diagram which illustrates the voltage threshold of a 2-bit per cell EANVM being erased from a fully programmed (0,0) state to one of the other three possible states.

Fig. 8 is a block diagram of a multi-bit per cell system combining program/verify and read circuitry.

Fig. 9 is a timing diagram for the voltage threshold for a 2-bit per cell EANVM being programmed from a fully erased (1,1) state to one of the other three possible states.

7

Fig.'11 is a timing diagram illustrating the voltage threshold of a 2-bit per cell EANVM during a program/verify cycle using fixed width program pulses.

Fig. 12 is a timing diagram illustrating the bit line voltage of a 2-bit per cell EANVM during a program/verify process which uses fixed width program pulses.

Fig. 13 is a timing diagram illustrating the voltage threshold of a 2-bit per cell EANVM during a program/verify cycle using variable width program pulses.

Fig. 14 is a timing diagram illustrating the bit line voltage of a 2-bit per cell EANVM during a program/verify process which uses variable width program pulses.

Fig. 15 is a simplified diagram of voltages for a 2bit per memory cell according to the present invention.

Fig. 16 is a simplified voltage generator circuit diagram of a voltage divider arrangement for generating

multiple reference voltages according to the present

20

invention.

10

15

Fig. 17 illustrates the reference voltages of Fig. 16 according to the present invention.

25

Fig. 18 is a simplified voltage generator circuit diagram for an array showing beforence voltage columns connected to pull-up devices according to the present invention.

Fig. 19 is a simplified voltage generator circuit diagram for obtaining reference voltages with use of pull-up 30 devices and a voltage divider according to a preferred embodiment of the present invention.

Fig. 20 is a simplified diagram of a voltage generator circuit according to an alternative embodiment of the present invention.

#### 8 DISCRIPTION OF THE PREFERRED EMBODIMENT

Reference will now be made in detail to the specific embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the specific embodiments, it will be understood that they are not intended to limit the invention to those embodiments. On the contrary, the invention is intended to cover various alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the

appended claims.

5

10

15

20

25

30

8

R

In general, the invention described here allows nbits of information to be stored on and read from an Electrically Alterable Non-Volatile Memory (EANVM). This is accomplished by electrically varying the conductivity of the channel of a floating gate FET to be within any one of  $K^n$ conductivity ranges where "K" represents the base of the

numbering system being employed (in a binary system, "K" equals 2). The conductivity range is then sensed and encoded. This forms the basis of an n-bit EANVM memory cell. The floating gate FET conductivity is electrically modified by

using serventional external programming hardware and algorithms which supply conventional signals and voltages to the EANVM memory device.

These external signals and voltages are then modified internal to the device to provide an internally controlled program/verify cycle which incrementally stores electrons on the floating gate until the desired conductivity range is achieved. For the purpose of illustration, the n-bit per cell descriptions will assume a binary system which stores 2-bits per memory cell.

I. PRIOR ART SINGLE-BIT EANVM DEVICES

35

Fig. 1 is a generic schematic representation of a non-volatile floating gate memory cell 10. It is not intended that this schematic drawing is in any way indicative of the device structure. It is used to illustrate the fact that this invention refers to an FET memory cell which uses an

Page 41 of 235

electrically isolated, or floating, gate 14 to store charged particles for the purpose of altering the voltage threshold and hence channel conductivity of the FET memory cell 10.

9

The FET memory cell 10 includes at control gate 12 which is used either to select the memory cell for reading or is used to cause electrons to be injected onto the floating gate 14 during the programming process. Floating gate 14 is an electrically isolated structure which can indefinitely store electrons. The presence or absence of electrons on

floating gate 14 alters the voltage threshold of the memory cell 10 and as a result alters the conductivity of its channel region. A drain region 16 of the FET is coupled to a source region 18 by a channel region 19. When the floating gate 14 is fully erased and the control gate 12 has been selected, the channel region 19 is in the fully "on", or high conductivity, state. When the floating gate 14 is fully programmed the channel region 19 is in the fully "off", or low conductivity state.

Fig. 2 is a block diagram of a prior art conventional single-bit EANVM memory system 30. The memory system 30 stores a single bit of information in an EANVM cell 32. The cell 32, as described in Fig. 1, is selected for reading or writing when a row, or word, select signal is applied to a control gate terminal 34. A source terminal 36

25 for the FET of the cell 32 is connected to a reference ground potential. A drain terminal 38 is connected through a pull-up device 39 to a voltage Vpull-up at a terminal 40. Terminal 38 serves as the output terminal of the cell 32. When the cell 32 stores a "1" bit, the channel of the FET is in a low

30 conductivity, or high impedance, state so that the voltage at terminal 38 is pulled-up to the voltage level Vpull-up on terminal 40. When the cell 32 stores a "1" bit, the channel of the FET is in a high conductivity, or low impedance, state so that the voltage at terminal 38 is pulled-down by the 35 ground potential at terminal 36.

For reading the value of the single-bit stored in the cell 32, a sense amplifier 42 compares the voltage at terminal 38 with a reference voltage Vref at terminal 43. If

A

5

10

15

 $(\mathcal{L})$ 

a "O" is stored on the EANVM cell 32, the cell will be in a low conductivity state and as a result the voltage at terminal 38 is above the reference voltage at terminal 43. For a "O" stored in the cell 32, the output terminal 44 of the sense amplifier 42 will be a low voltage which will be transmitted through an output buffer 46 to a terminal 48 and then coupled to the I/O terminal 50 as a logical "O". If a "1" is stored on the EANVM cell 32, the cell is in a high conductivity state and as a result the voltage at terminal 38 is below the reference voltage at terminal 43. The output of the sense amplifier 42 will be a high voltage which will be transmitted to the I/O terminal 50 as a logical "1".

5

10

15

For writing the value of an information bit stored in the cell 32, it is assumed that the cell 32 is in the erased, or fully "on", state which corresponds to a logical "1". The I/O terminal 50 is connected to the input terminal of an input latch/buffer 52. The output of the input latch/buffer 52 is connected to an enable/disable terminal 54 of a program voltage switch 56. The program voltage switch 56

- 20 provides a bit-line program voltage on a signal line 58 connected to terminal 38. Another output from the program voltage switch 56 is the word line program voltage on a signal line 62, which is connected to the control gate 34 of the EANVM cell 32. When a logical "0" is present at terminal 54
- of the program voltage switch 56 from the output of Input Latch/Buffer 52 and when the program voltage switch 56 is activated by a program pulse on a signal line 62 from a program pulse 66, activated by a PGM/Write signal, the program voltage switch 56 provides the Program Voltage Vpp from a
- 30 terminal 68 to the control gate 34 of the EANVM cell 32. The program voltage switch 56 also biases the drain of the EANVM cell 32 to a voltage, typically between 8 to 9 volts, and the gate of the EANVM cell 32 to the program voltage Vpp, typically 12 volts. Under these conditions, electrons are
- 35 injected onto the floating gate by a phenomenon known as hot electron injection. This programming procedure raises the voltage threshold of the EANVM cell which increases its source-drain impedance. This continues until the FET memory

10

cell 32 is effectively turned off, which corresponds to a "O" state. When a "1" is present on terminal 54 from the output of the Input Latch/Buffer 52 and when the PGM/Write is enabled, the signal line 58 is driven low and programming is inhibited and the "1", or erased, state is maintained. Fig. 3 is a timing diagram of a prior-art single-bit

11

EANVM cell 32, as described in connection with Figure 2. The timing diagram shows the change in voltage threshold of the EANVM cell 32, as controlled by the word line and bit line programming voltages, which are illustratively shown as a single signal and which are both controlled by the PGM/Write signal. The memory cell is being programmed from the fully erased "1" state to the fully programmed "0" state. For the duration of the PGM/Write pulse, the bit and word line program voltages, which need not be the same, are respectively applied to the source connected to the bit line 38 and to the control gate 34 of the memory cell 32. As electrons are injected onto the floating gate, the voltage threshold of the memory cell begins to increase. Once the voltage threshold has been increased beyond a specific threshold value as indicated by the dashed horizontal line, the memory cell 32 is programmed

to a "O" state. Note that Fowler-Nordheim tunnelling can also be used instead of hot electron injection to place electrons on the floating gate. The multi-bit EANVM device described here functions with either memory cell programming technique. The prior art programming algorithms and circuits for either type of.programming are designed to program a single-bit cell with as much margin as possible in as short a time as possible. For a single-bit memory cell, margin is defined as the additional voltage threshold needed to insure that the

programmed cell will retain its stored value over time. Fig. 4 is a timing diagram showing the bit line

voltage at terminal 38 as a function of time during a memory read operation. In this example, prior to time t1 the bit line is charged to the Vpull-up condition. Note that it is also possible that the bit line may start at any other voltage level prior to time t1. At time t1, the EANVM cell 32 is

10

15

5

20

25

30

35

selected and, if the cell 32 is in the erased or tilt state, the cell 32 provides a low impedance path to ground. As a result, the bit line is pulled down to near the ground potential provided at terminal 36 in Figure 2. If the EANVM cell 32 were in the "O" or fully programmed state, the bit line voltage would remain at the Vpull-up voltage after time t1. The voltage on the bit-line terminal 38 and the reference voltage Vref at terminal 43 are compared by the comparator 42, whose buffered output drives I/O terminal 50. When Vref is greater than the bit line voltage, the output on I/O terminal 50 is a logical "o". When Vref is lower than the bit line voltage, the output on I/O terminal 50 is a logical "O".

#### II. MEMORY ARRAY FOR A MULTI-BIT EANVM SYSTEM

15

20

15

5

10

A

A

Fig. 5 is a block diagram of a multi-bit per cell EANVM system 100 which includes an M x N array of memory cells. The cells are typically shown as a floating gate FET, or EANVM, 102, as described in Fig. 1. The array uses similar addressing techniques, external control signals, and I/O circuits as are used with currently available single bit per cell EANVM devices such as EPROM, EEPROM, FLASH, etc. devices. Row Address signals are provided at input terminals 103A and Column Address signals are provided at input terminals 103B.

Each of the EANVM cells in a row of cells has its source connected to a ground reference potential and its drain 25 connected to a column bit line, typically shown as 106. Each of the columns is connected to a pull-up device, as indicated by the block 105. All of the control gates of a row are connected to a row select, or word, line, typically shown as 104. Rows are selected with a row select circuit 108 and columns are selected with a column select circuit 110. Sense 30

amplifiers 112 are provided for each of the selected columns. Decode/encode circuits 114 and n-bit input/output latches/buffers 116 are also provided. A PGM/Write signal is provided at an input terminal 118 for activating a mode 35 control circuit 120 and a timing circuit 122.

A significant feature of this n-bit per cell

1

system 100 as compared to a single-bit per cell implementation

12

is that the memory density is increased by a factor of n, where n is the number of bits which can be stored on an individual multi-bit memory cell.

13

#### III. BASIC READ MODE OF AN N-BIT MEMORY CELL

Fig. 6 shows a binary system 150 for reading the state of an n-bit floating gate memory cell 102, as described in Fig. 1, according to the invention, where n is the number of bits stored in the memory cell. For this example, n is set to 2 and one of four states of the memory cell must be detected. The four possible states being, (0,0), (0,1),

(1,0), or (1,1). Detecting which state is programmed requires a 4-level sense amplifier 152. This amplifier includes three sense amplifiers 154, 156, 158 each of which have their 168 negative input terminals connected to the output terminal 406 of the memory cell 102. Sense amplifier 154 has a reference voltage Ref 3 connected to its positive input terminal. Sense amplifier 156 has a reference voltage Ref 2 connected to its positive input terminal. Sense amplifier 158 has a reference voltage Ref 1 connected to its positive input terminal. The voltage references are set such as follows: Vpull-up > Ref 3 > Ref 2 > Ref 1. The respective output signals S3, S2, S1 of the three sense amplifiers drive an encode logic circuit 160, which encodes the sensed signals S3, S2, S1 into an

appropriate 2-bit data format. Bit 0 is provided at an I/O terminal 162 and Bit 1 is provided at an I/O terminal 164. A truth table for the encode logic circuit 160 is as follows:

I/0 0

0

O

1

1

State

(0,0)

(1, 0)

(0, 1)

(1, 1)

I/O 1

٥

1

30

5

10

20

25

A

3

4 15

H H

S3

L

H

H

Ħ

82

ь

Ŀ

Ħ

S1

L

L

L

Page 46 of 235

During a read operation of an n-bit memory cell, the 14 levels of the respective output signals \$3, \$2, \$1 of the sense amplifiers 154, 156, 158 are determined by the conductivity value to which the memory cell had been set during a programming operation. A fully erased EANVM cell 102 will be in its lowest threshold voltage state, or the highest conductivity state. Consequently, all of the reference voltages will be higher in voltage than the bit line voltage  $V_{\rm MO}^{\rm obs}$ at terminal 1987, resulting in a (1,1) state. A fully programmed EANVM cell 102 will be in its highest threshold voltage state, or its lowest conductivity state. Consequently, all reference voltages will be lower in voltage. than the bit line voltage at terminal 196, resulting in a (0,0) state. The intermediate threshold states are encoded as is illustrated in the truth table for the logic circuit 160. Fig. 7 shows the bit line voltage as a function of time at terminal 186, during a read cycle, for a binary 2-bit per memory cell. For purposes of illustration, each of the four possible waveforms corresponding to the four possible programmed states of the memory cell are shown, During a read cycle only the waveform corresponding to the programmed state of the EANVM cell would occur. For example, 25 assume the A 20 EANVM memory cell 102 has been programmed to a (1,0) state. Prior to time t1, because the EANVM cell 102 has not yet been selected or activated, the bit line 106 is pulled-up to Vpullup. At time t1, 32 the EANVM cell is selected using conventional memory address decoding techniques. Because the 25 EANVM cell has been programmed to a specific conductivity level by the charge on the floating gate, the bit line is pulled down to a specific voltage level corresponding to the amount of current that the cell can sink at this specific conductivity level. When this point is reached at time t2 the 30 bit line voltage stabilizes at a voltage level Vreft between reference voltages Ref 3 and Ref 2 which correspond to a (1,0) state. When the EANVM cell 102 is de-selected, the bit line voltage will return to its pulled-up condition. Similarly, the bit-line voltage stabilizes at Vreff for the 0,1 state for 35 the other specific conductivity levels, or at zero volts for  $\geq$ R

Page 47 of 235

5

P

8 10

\* \$

 $\mathbf{k}$ 

K

R

3

15

1

15

the 1,1 state. Fig. 8 is a block diagram of an n-bit memory cell system 200. For purposes of illustration a binary 2- 20bit per cell system is shown. However, it is intended that the concepts of the invention extend to systems where n is greater than 2. It is also intended that the invention include any system where the EANVM memory cell has more than two states. For example, in a non-binary system, the memory states can be three or some other multiple of a non-binary Some of the components of this system 200 are shown system. 10 and described with the same reference numerals for the components of Figure 6 for the read mode of operation. It is intended that these same reference numerals identify the same The system 200 includes a memory cell 102, as components. described in Figure 1, with a bit line output terminal 196. For the read mode of operation, a -level sense amplifier 152 15 with read reference voltages Ref 1, Ref 2, and Ref 3 and an encoder 160 is provided. Read data is provided at a Bit I/O terminal 162 and at a Bit 1/0 terminal 164. For the write mode of operation, a verify reference voltage select circuit 222 provides an analog voltage reference level signal X to one 20 input terminal of the analog comparator 202. The verify reference voltages are chosen so that as soon as the bit line voltage on bit line 106 is greater than the verify reference voltage the threshold of the EANVM cell 102 is set to the 25 proper threshold corresponding to the memory state to which it is to be programmed. To this end the verify reference voltages Vref1, Vref2, Vref3, and Vref4 are set such that Vref4 is above Ref 3, Vref3 is between Ref 3 and Ref 2, Vref2 is between Ref 1 and Ref 2, and Vref1 is below Ref 1. During 30 a normal read operation, the bit line voltage will settle midway between the read reference voltages to insure that the memory contents will be read accurately. The verify reference voltage select circuit 222 is controlled by the 2-output bits from a 2-bit input latch/buffer circuit 224, which receives 35 binary input bits from the I/O terminals 162 and 164. The Y signal input terminal of the analog comparator \$202 is connected to the bit line output terminal 100 of the multilevel memory cell 102. The output signal from the analog

15

Δ

Pr

Pr

N

comparator is provided on a signal line 204 as an enable/disable signal for the program voltage switch 220. An output signal line 206 from the program voltage switch 220 provides the word line program voltage to the control gate of the EANVM cell 102. Another output signal line 205 provides the bit- line programming voltage to the bit- line terminal of EANVM cell 102. After the program/verify timing Circuit 208 is enabled by a PGM/Write signal provided on signal line 212 from a PGM/Write terminal 214, the timing circuit 208 provides a series of program/verify timing pulses to the program voltage switch 220 on a signal line 210. The pulse widths are set to control the programming process so that the voltage threshold of the EANVM cell 102 is incrementally altered by controlling the injection of charge onto the floating gate of the EANVM cell. Each programming cycle increases the voltage threshold and, as a result, decreases the conductance of the memory cell 102. After each internal program cycle is complete, as indicated by signal line 210 going "high", the program voltages are removed via Drocrom Jollagy witch 220 and a verify cycle begins. The voltage threshold of memory cell 102 is then determined by using the comparator 202 to compare the bit line voltage at terminal 406 with the selected verify reference voltage from the verify reference voltage select circuit 222. When the bit line voltage exceeds that supplied by the verify reference voltage select circuit 222, the output signal 204 from the. comparator 202 will then disable the program voltage switch 220 ending the programming cycle. For this embodiment of the invention, during a write operation, comparison of the current memory cell analog contents with the analog information to be programmed on the memory cell 102 is performed by the analog 30 comparator 202. The verify reference voltage select circuit 222 analog output voltage X is determined by decoding the output of the n-bit input latch/buffer 224. The Y input Any directly from the signal to the analog comparator 202 is taken directly from the bit line terminal 100. Note that the a level sense/encode circuits 152, 160, and reference voltage select circuit 222 may be completely independent, as indicated in the drawing.

16

10

15

 $\sim$ 20

6

25

Alternatively, they may be coupled together to alternately time share common circuit components. This is possible because the 2- level sense/encode circuits 152 and 160 are used in the Fead mode of operation while the verify reference voltage select circuit 222 is used only in the write/verify mode of operation.

17

IV. BASIC WRITE MODE FOR A MULTI-BIT PER CELL EANVM SYSTEM

In the write mode, a binary n-bit per cell EANVM system must be capable of electrically programming a memory cell to 2<sup>n</sup> uniquely different threshold levels. In the twobit per cell implementation, because it is assumed that the cell starts from the erased (1,1) state, it is only necessary to program three different thresholds (Vt1, Vt2, and Vt3) which define the (0,1), (1,0), and (0,0) states. Vt1 is the threshold required such that in the read mode, the bit line voltage will fall between Ref 1 and Ref 2. Vt2 is the threshold required such that in the read mode, the bit line voltage will fall between Ref 2 and Ref 3. Vt3 is the threshold required such that in the read mode, the bit line voltage will be greater than Ref 3.

Fig. 9 illustrates the change in voltage threshold for a 4-level, or 2-bit EANVM cell as the floating gate is being charged from an erased (1,1) threshold state to any one of the three other possible states. In prior art single-bit memory cells where there are only two states, the design objective is to provide enough charge to the floating gate to insure that the cell's voltage threshold is programmed as high as possible, as shown in Figure 3. Because there is no upper threshold limit in a single-bit per cell system,

overprogramming the cell will not cause incorrect data to be stored on the memory cell. Will be cuffeculted from As Hustrated by Figure 9, in an n-bit per cell

4

5

10

15

20

25

30

35

system the memory cell must be charged to a point so that the voltage threshold is within a specific voltage threshold range. In this example, where the cell is being programmed to a (1,0) state, the proper threshold range is defined as being

above a threshold level Vt2 and as being below a threshold level Vt3.

To accomplish this n-level programming it is necessary to add to or modify the prior art EANVM circuitry. Figure 8 shows the additional or modified circuits, including a reference voltage select, an n-bit latch/buffer, a program/verify timing circuit, and a comparator. The comparator can be either digital or analog.

Fig. 10 illustrates the voltage threshold of an EANVM cell as the floating gate is being erased from a (0,0) state. Standard EANVM programming operating procedure calls for a memory cell to be erased prior to being programmed. This erasure can be performed at the byte, block, or chip level and can be performed by electrical, UV, or other means.

15 In this type of system the cell would be completely erased to a (1,1) state prior to initiating a programming cycle. If a system has the capability to erase an individual memory cell, then it is not necessary to erase all of the cells of a group prior to initiating a programming operation. It is then

20 possible to incrementally erase an individual memory cell, as necessary, to program the cell to the appropriate voltage threshold as is indicated by the waveforms labelled (1,0) and (0,1).

Fig. 11 is a timing diagram which illustrates how a 2-bit EANVM cell of Figure 8 is programmed from an erased (1,1) state to a (1,0) state using the timing circuitry 208 to generate fixed length timing pulses. A low logic level state of the PGM/Write signal on signal line 212 enables the timing circuit 208. When enabled at time t1, the timing circuit 208 provides an internal fixed-width low level internal PGM timing pulse on signal line 210 to the program voltage switch 220. For the duration of the low state of the internal PGM timing pulse, the bit line and word line program voltage outputs on lines A10 and 206 will be raised to their respective

programming voltage levels as shown in Figure 11. During this programming process, charge is added to the floating gate of the memory cell 102. When the internal PGM timing pulse from timing circuitry 208 switches to a high level, the programming

101

÷.

25

30

35

VA

5

18

Page 51 of 235

voltages are removed and a verify cycle begins. For this example, verify reference voltage Vref3 is compared with the bit line voltage. This internally controlled program/verify cycle repeats itself until the bit line voltage on terminal the exceeds Vref3. At this time, t2, the EANVM cell 102 is verified to have been programmed to a (1,0) state and programming is halted by the comparator 222 providing a disable signal on signal line 204 to the program voltage switch 220.

Fig. 12 illustrates the bit line voltage of a 2-bit per cell EANVM as it is being programmed from a fully erased, or fully "on", state (1,1) to a partially "off" state (1, 0) using fixed length program pulses. When the externally applied PGM/Write pulse is applied at time t1, the program/verify timing circuit 208 first initiates a verify cycle to determine the current status of the memory cell 102. This is indicated by the bit line voltage being pulled to a ially ground condition from, in this example, Vpull-up. More denero prior to time t1, the bit line voltage could be pre-set to any voltage level. Once the cell has been determined to be at a condition below the verify reference voltage, Vref3 in this example, corresponding to the data to be programmed, the first program cycle is initiated. This is represented by the bit line voltage being pulled up to Vprogram. After the first fixed length programming pulse ends, a verify cycle begins. This is represented by the bit line voltage being pulled down to a point midway between ground potential and Refl. During each successive verify cycle the bit line voltage is observed to incrementally increase. This program/verify cycle continues until the bit-line voltage exceeds the selected verify reference voltage, in this case Vref3, which indicates a memory state of (1,0), at time t2.

Fig. 13 illustrates how a 2-bit EANVM cell is programmed from an erased (1,1) state to a (1,0) state using variable length programming pulses. The internal PGM pulses for this implementation start with a low state longer than for fixed-width implementation of Figures 11 and 12. The lowstate pulse widths grow progressively shorter as the memory

19

1

R 5

R

10

15

20

25

30

35

Page 52 of 235

cell approaches the appropriate voltage threshold. This approach requires more precise control than the fixed length approach. However, programming times can be greatly reduced

5

10

15

20

25

30

Pr

A

20

Fig. 14 illustrates the bit line voltage of a 2-bit on average. per cell EANVM as it is being programmed from a fully erased, or fully "on", state (1,1) to a partially "off" state (1,0) using variable length program pulses. When the externally applied PGM/Write pulse goes to an active low level at time t1, the program/verify timing circuit 208 first initiates a verify cycle to determine the current status of the memory cell 102. This is indicated by the bit line voltage being pulled to a ground condition from, in this example, Vpull-up. Although, prior to time t1, the bit line voltage could be preset to any voltage level. Once the cell has been determined to be at a condition below the verify reference voltage corresponding to the data to be programmed, Vref3 in this example, the first program cycle is initiated. This is represented by the bit line voltage being pulled up to Vprogram. After the first variable length programming pulse is over, another verify cycle begins. This is represented by the bit line voltage being pulled down to a point midway between Refl and Ref2. During each successive verify cycle the bit line voltage is observed to incrementally increase. This program/verify cycle continues until the bit-line voltage surpasses the selected verify reference voltage, in this case Fref3 which indicates a memory state of (1,0), at time t2. Accordingly, the programming process for an n-bit per cell EANVM uses program/verify cycles, to incrementally program a cell. The duration of these cycles are determined by the timing circuit 208. A key element of the system is to provide a programming scheme which provides for accurate programming of the memory cell 102. This is accomplished by matching the pulse widths of the timing pulses of the timing circuitry 208 to the program time of the EANVM cell being 35

used. As indicated in Figures 11 and 13, a desired voltage threshold actually falls within a range of threshold voltages. If the program pulses are too long, then too much charge may

Page 53 of 235

21

be added to the floating gate of the memory cell 102. This may result in an overshoot of the target voltage threshold, resulting in incorrect data being stored in the memory cell. The programming pulse width is set such that if the voltage threshold of the cell 102 after the (n-1) programming

pulse is at a point just below the target voltage threshold, then the (n)th, or final, program pulse will not cause an overshoot resulting in an overprogrammed condition for a

Fig. 8 may also use a digital comparator rather than memory cell.

the analog comparator 202 shown in Figure 8. The digital comparator would use the encoded data from the encode circuitry 160 as the input to the comparator represent the current contents of the EANVM cell 102. The verify reference voltage select 222 would provide the voltage to be encoded with the input coming from the output of the n-bit input latch/buffer 224, representing the data to be programmed. Otherwise, the function of the comparator within the system remains the same.

# EMBODIMENTS TO ESTABLISH REFERENCE VOLTAGES A multi-level (or multi-bit) memory device which

20

25

٧.

5

10

15

contains more than one bit of information per memory cell. needs accurate and stable reference voltages. The reference voltages allow a multi-level memory cell to be correctly read over various process, voltage, and temperature ranges. The reference voltages must be implemented into the integrated circuit which can accurately sense the multi-level voltage levels of the memory cells as well as track each memory array voltage level as/it drifts with the process, voltage, and temperature variations. An unstable or inaccurate reference voltage tends to cause problems such as an improper voltage level read of a bit line, and the like from a memory cell. 30 In a/2-bit per memory cell embodiment, the memory

cell includes four voltage levels V0, V1, V2, and V3 at each of the bit lines as illustrated by Figure 15. To uniquely detect each of the four voltage levels, it is necessary to generate at least three reference voltages, each of the

35

reference voltages falling between memory bit line voltage levels. When VO, V1, V2, and V3 represent the four bit line voltage levels, the reference voltages VREF0, VREF1, AND VREF2 fall between VO and V1, V1 and V2, and V2 and V3, respectively. Preferably, the reference voltages VREF0, VREF1, and VREF2 fall halfway between VO and V1, V1 and V2, and V2 and V3, respectively. Each reference voltage is also set to provide a clear and accurate reference level, which can

be used as a reference for the bit line voltage. In a specific embodiment, a method for establishing reference voltages for a non-volatile multi-bit memory array is provided. Merely by way of example, the present method is applied to the manufacture of a non-volatile multi-bit memory array such as a masked ROM array, an EANVM memory array, and the like. The present pethod calls for reference voltage sources and in particular reference voltage lines and cells which are fabricated simultaneously with the standard memory cell array. Alternatively, the present method may call for reference voltage sources and in particular reference voltage lines and cell's which are fabricated by way of the same method (but at a different step) as the standard memory cell array. By way of the present method, stable reference voltages are established which track bit line voltages in memory cells through voltage, temperature, and process variations. In a masked ROM embodiment, for example, the present

25

30

35

5

10

15

20

method calls for reference voltages to be generated using memory cells, which have been programmed in the same fashion and preferably in exactly the same fashion as the cells in the standard memory array itself. In the present masked ROM embodiment/whose memory cells are programmed using a Vt

implant, the memory cells within the reference voltage generator circuit will be implanted at the same time with preferably the same implant dosage as the ROM cells within the standard memory array. This means the implant dosage of the reference voltage cell is substantially the same as the memory cell/for the bit line in the standard memory array. The

reference voltage level is also substantially the same as the bit line voltage level, that is, assuming the same voltage is

22

applied to both the reference voltage cell and the bit line cell. As show in Fig. 16 for example, memory cells within the reference voltage generator circuit include field effect transistors 1103, 1104, 1105, 1106, 1107, and 1108. A ROM cell in a memory array may include transistor 1102 coupled to a bit line.

23

In the present embodiment, the reference voltage is moved to a voltage point away from the bit line voltage. This allows the multi-bit memory device to sense the relative voltage difference between the bit line and the reference voltage line, and then decode the programmed cell accordingly. By way of the same implant step, the reference voltage tracks the bit line voltage over process, voltage, and temperature variations, and is therefore stable.

In the present invention, a selected voltage difference exists between the voltage reference levels and memory bit line voltage/levels such that they do not interfere with each other. The voltage reference and sensing circuitry are able to detect a single unique voltage level out of four possible levels, in a tobit per memory cell configuration for example. Referring/to Fig. 15, if VREFO was inadvertently raised to the deve of VREF1, a non-programmed memory state of (1,1) is easy read. Unfortunately, if the memory cell was programmed to an/intermediate state of (1,0), the relation between VREF0 to VREF1 makes it difficult to differentiate between the two levels. As a result, the output is often unreliable and the like. Accordingly, the present invention relies upon gither a voltage divider arrangement, a pull-up device arrangement, or the like, and combinations thereof to create desized reference voltage levels. Although the present invention is described in the masked ROM embodiment, the present invention may also be applied to any multi-bit memory array such as an EANVM memory array, and the like.

35

Fig. 16 is a simplified reference voltage generator circuit in a voltage divider arrangement 1200 for generating multiple reference voltages according to the present invention. In a 2-bit per cell embodiment, a multi-level memory cell includes at least four bit line voltage levels V0,

10

15

20

25

30

5

Page 56 of 235

V2, V3, and V4. Each of the four bit/line voltage levels is detected by way of three reference voltage levels, each of which falls between two adjacent bit line voltage levels. The voltage divider arrangement includes a VREFO column 1204, a VREF1 column 1206, and a VREF2 column 1208. Each column includes at least a pull-up voltage VPULLUP. A bit line column 1202 is also shown for illustrative purposes. The bit line column is a portion of the standard memory cell array. As noted above, the bit line produces a voltage at either VO, V1, V2, or V3, depending upon the particular application. A plurality of rows 1212, 1214 (or SELECT lines) are also shown. The SELECT line 1212 includes a plurality of field effect transistors 1109, and the SELECT line 1214 includes a plurality of field effect transistors 1101. Each of the columns also includes a WORD line 1216 operably coupled to each column through field effect transistors 1102, 1103, 1104, 1106, 1107, and 1108. The field effect transistors 1102, 1103, 1104, 1106, 1107, and 1108 include a source/drain region at V, V0, V1, V1,  $\sqrt{2}$ , V2, V3, respectively. The field effect transistors may include an NMOS device, a PMOS device, and the

24

As/shown, each pair VO and V1, V1 and V2, and V2 and like. V3 connect together with a voltage divider arrangement to generate intermediate reference voltages VREF0, VREF1, and VREF2, respectively. By way of the field effect transistors 1103, 1104, and application of voltage at the WORD line and the SELECT Aline 1212, the reference voltage VREFO is at a voltage level between about VO and about V1. By way of application of voltage at the WORD line and SELECT line 1212, the reference voltage VREF1 is between about V1 and about V2. Similarly, by way of application of voltage at the WORD line and the SELECT line 1212, the reference voltage VREF2 is

between about V2 and about V3. Fig. 17 illustrates the reference voltage levels of

for/example Fig. 16 according to the present invention. The voltage divider arrangement defines the reference voltages as

føllows:

5

10

15

20

25

30

35

Page 57 of 235

VREF0 = (V0 + V1)/2VREF1 = (V1 + V2)/2VREF2 = (V2 + V3)/2

25

The reference voltages VREF0, VREF1, and VREF2 fall between V0 and V1, V1 and V2, and V2 and V3, respectively. Accordingly, the present multi-bit memory device provides reference voltages which do not overlap with the bit line voltages. In addition, the references voltages VREF0, VREF1, and VREF2 track well with the memory bit lines over process, voltage, and temperature variations. Preferably, each of the reference voltages fall exactly halfway between adjacent bit line voltage levels.

Fig. 18 is a simplified voltage generator circuit diagram 1400 of an array showing reference voltage columns connected to pull-up devices according to the present invention. Each of the pull-up devices is a field effect transistor such as an NMOS device, a PMOS device, and the like. Preferably, the pull-up device is a PMOS device. A bit line column 2002 is also shown for illustrative purposes. The bit line column is a portion of the standard memory cell array. As noted above, the bit line produces a voltage at either V0, V1, V2, or V3, depending upon the particular

transistor 1102 and a word line 2016 operably coupled to the

whe bit line also includes a field effect

25 field effect transistor.

application.

5

10

15

20

The voltage generator circuit includes a plurality of reference voltage column lines 2004, 2006, 2008, each at the same voltage level on one end VPULLUP, a plurality of field effect transistors 1101, 1109, and a reference voltage at the other end VREFO, VREF1, and VREF2. Between field effect transistors 1101, 1109 are cells which include field effect transistors 1103, 1105, and 1107. The field effect transistors 1103, 1105, and 1107 include source/drain regions coupled to V0, V1, and V2, and source/drain regions coupled to column lines 2004, 2006, and 2008, respectively. A WORD line connects in parallel to each of the field effect transistor (1103, 1105, and 1107) gates. A plurality of SELECT lines

35

30

2012, 2014 connect to the transistor (1109, 1101) gates. The bit line and reference voltage lines include pull-up devices 1110, 1111, 1112, and 1113, respectively. The pull-up devices create the reference voltage levels and memory bit line voltage level for sensing multi-levels on the memory bit line. The pull-up devices are defined on the reference voltage lines. A pull-up device is also defined on the bit

26

lines in the memory array. The desired reference voltages VREF0, VREF1, and VREF2 can be made by modifying the size and/or number of pull-ups such as field effect transistors and the like. The reference voltages are preferably at voltage levels corresponding to ones illustrated by Fig. 16 for example. Preferably, the pull-ups are added at the point where reference signals (corresponding to reference voltages) feed directly into a sense amplifier circuit, and not on each bit line. Determining the appropriate pull-up device size can occur on a trial and error basis during the course of circuit simulation. Other types of pull-up devices or circuitry such as capacitor and resistor combinations, and the like may also be used. Of course the type of pull-up device and its configuration depend upon the particular application. The embodiment of Fig. 18 generally provides a wider

voltage range, than the embodiment of Fig. 17. The circuit for each reference voltage is no longer substantially dependent upon a maximum voltage range on the bit line. The effective voltage range can be scaled up across a wider range through use of selected pull-up devices. This provides for a greater margin of manufacture by the wider range between the voltages. The increased voltage range insures that an adequate signal is available to sense the difference between the memory/bit line voltage and that of the reference voltage. As previously noted, the pull-up device is preferably a PMOS

Fig. 19 is a simplified voltage generator circuit device and the like.

35

diagram 1600 for obtaining reference voltages with use of pull-up devices and a voltage divider according to a preferred embodiment of the present invention. A bit line column 1602 is also shown for illustrative purposes. The bit line column

# 10

5

15

20

25

30

# Page 59 of 235

is a portion of the standard memory kell array. As noted above, the bit line produces a voltage at either VO, V1, V2, or V3, depending upon the particular application. The bit line also includes a field effect/transistor 1102 and a word line 1616 operably coupled to the field effect transistor. The voltage generator circuit diagram includes a

27

plurality of reference voltage columns 1111, 1112, 1113, a plurality of field effect transistors 1612, 1614 coupled to SELECT lines, and a plurality/of field effect transistors 1103, 1104, 1105, 1106, 1107/ 1108 in each cell coupled to a WORD line 1616. Also shown/are a plurality of pull-up devices 1111, 1112, and 1113 for a/VREFO line 1604, a VREF1 line 1606, and a VREF2 line 1608, respectively. The embodiment provides for a voltage divider arrangement such that each reference voltage tracks the bit fine voltage in variations to process, temperature, voltage, and the like. In addition, the embodiment provides for each of the reference voltages VREF0, VREF1, and VREF2 to be conditioned by way of respective pullup devices. A pull-up device 1110 may also condition the

voltage at the bit Aine 1602. 20

5

10

15

. 25

invention. A bit line 2009 with four memory cells 2001, 2003, 2005, and 2007, each of which is programmed to one of four different threshold voltages (VO, V1, V2, V3) representing the possible states in a two bit per cell memory array is shown for illustrative purposes. The bit line is operable coupled . through field verfect transistors in the memory cells 2001, 2003, 2005, and 2007. The bit line also includes a select line, and word lines 0, 1, 2, and 3.

generator circuit diagram 2000 according to the present

Fig. 20 /llustrates a simplified reference voltage

30

35

The reference voltage generator circuit includes reference voltage lines 2013, 2015, and 2017, for VREF0, VREF1, and VREF2, respectively. The reference voltage generator circuit includes cells 2019 which define a reference voltage array 2021. The reference voltage array includes bit lines  $2\phi 23$  (or reference voltage lines 2013, 2015, and 2017) which were preferably identical in fabrication to the bit, lines such as the bit line 2009 in the memory array. For

example, the bit lines 2023 in the reference voltage array and the memory array are made by way of the same (or similar) processing steps.

28

The cells 2019 in the reference voltage array are programmed to one of four possible voltage thresholds V0, V1, V2, and V3. Optionally, the bit line in the reference voltage array which contains cells programmed to the highest threshold voltage V3 may be omitted, as cells programmed to a voltage threshold higher than the voltage on the word line will effectively be an open circuit. This memory bit line in the

reference voltage array may be replaced by a voltage source, typically representing the nighest voltage potential used in the particular integrated circuit.

In the present embodiment, the cell (or cells 2001,

15

20

25

5

10

2003, 2005, and 2007) in the memory array is programmed by way of a selected threshold voltage such as V0 and the like. All of the cells in the reference voltage array using the same threshold voltage is preferably programmed at the same time (or the same method) as the cell (or cells) in the memory array. For example, a cell(s) 2001 at a threshold voltage of V0 in the memory array is programmed by way of implant or the like at the same step as the cells 2025 at a threshold voltage of V0 in the reference voltage array. The cell(s) 2003 at a threshold voltage of V1 in the memory array is programmed by way of implant or the like at the same step as the cells 2027 at a threshold voltage of V1 in the reference voltage array. The cell(s) 2005 at a threshold voltage of V2 in the memory

array is programmed by way of implant or the like at the same step as the cells 2029 at a threshold voltage of V2 in the

reference voltage array. Other threshold voltages 2007 may be

30 .

V5

35 programming steps. An example of such programming step can be any suitable technique known in the art.

programmed into the cells by way of similar programming techniques and the like. The selected programming technique may include a single threshold voltage implant or multiple threshold voltage implants corresponding to a series

The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of

illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and obviously many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents.

10

5

÷

Page 62 of 235

29

WHAT IS CLAIMED IS: A multi-level memory device comprising:

10

a multi-level cell means for storing input information for an indefinite period of time as a discrete 1. state of said multi-level cell means, said multi-level cell means storing information in Kn memory states, where K is a base of a predetermined number system and n is a number of bits stored per cell, wherein  $K^n > 2$ ; memory cell programming means for programming said multi-level gell means to a memory state corresponding to said comparator means for comparing said memory state of input information; said multi-level cell means with said input information, said input information corresponding to one of a plurality of reference voltages, said comparator means further generating a control signal indicative of said memory state as compared to 15 said input information. The device of claim 1 wherein said plurality of reference voltages are one less than said  $K^n$  memory states. The device of claim 1 wherein each of said plurality of reference voltages is between two of said K<sup>n</sup> memory states. 20 The device of claim 1 further comprising a reference voltage means for defining said plurality of reference voltages. device of claim 4 wherein said reference voltage means includes a pull-up device operably coupled to a reference voltage line to provide one of said plurality of 25 reference voltages. The device of claim 5 wherein said reference voltage means comprisés a voltage divider. 6. The device of claim 6 wherein said voltage divider 30 comprises a reference voltage line operably coupled to a first ].C

voltage and a second voltage to provide a reference voltage between said first voltage and said second voltage, said first voltage and said second voltage corresponding to two of said K<sup>n</sup> memory states.

8. The device of claim 7 wherein said reference voltage line is operably coupled to said first voltage and said second voltage through a first voltage line and a second voltage line, said first voltage line coupled to said first voltage through a first transistor and said second voltage line coupled to said second voltage through a second transistor.

The device of claim 8 wherein said reference voltage line is operably coupled to a pull-up device, said pull-up device being adapted to said reference voltage line to provide said reference voltage

10. The device of claim 9 wherein said pull-up device comprises a field effect transistor.

11. A multi-level memory device comprising: fulti-level cell means for storing input information for an indefinite period of time as a discrete state of said

20

25

5

10

15

multi-level cell means, said memory cell means storing information in  $K^n$  memory states, where K is a base of a predetermined number system and n is a number of bits stored

per cel<sup>1</sup>, wherein  $K^n > 2$ ; memory cell programming means for programming said multi-vevel cell means to a state corresponding to said input

comparator means for comparing said memory state of information;

said multi-level cell means with said input information, said input information corresponding to one of a plurality of reference voltages, said comparator means further generating a control signal indicative of said memory state as compared to

said input information; and

30

Page 64 of 235

reference voltage means for defining said plurality of reference voltages, said reference voltage means operably coupled to said comparator means.

12. The device of claim 11 wherein said reference voltage means is a voltage/divider.

13. The device of claim 11 wherein said reference voltage means includes / pull-up device operably coupled to a reference voltage line to provide one of said plurality of reference voltages.

10

5

14. The device of claim 11 wherein said reference voltages track said information in K<sup>n</sup> memory states.

15. The device of claim 11 wherein said voltage divider comprises a reference voltage line operably coupled to a first voltage and a second voltage to provide a reference voltage between said first voltage and said second voltage, said first voltage and said second voltage corresponding to two of said

15

20

Kn memory states.

16. The device of claim 15 wherein said reference voltage line is operably coupled to said first voltage and said second voltage through a first voltage line and a second voltage fine, said first voltage line coupled to said first voltage through a first transistor and said second voltage line coupled to said second voltage through a second transistor.

25

7. The device of claim 15 wherein said reference voltage line is fabricated during a same step as a bit-line.

18. The device of claim 15 wherein said reference voltage line is operably coupled to a pull-up device, said pull-up device being adapted to said reference voltage line to provide said reference voltage.

30

19. The device of claim 19 wherein said pull-up device comprises an field effect transistor.

20. The device of claim 19 wherein said reference voltages track said information in  $K^{n}$  memory states through selected temperature and voltage variations.

21. An integrated circuit comprising a plurality of multi-level cells, said integrated circuit comprising:

a multi-level memory cell for storing input information for an /indefinite period of time as a discrete

10

15

20

5

state of said multi-level memory cell, said multi-level memory cell storing information in Kn memory states, where K is a base of a predetermined number system and n is a number of bits stored performulti-level memory cell, wherein  $K^n > 2$ ; memory cell programming circuit for programming said multi-level memory cell to a memory state corresponding to

said input information;

a comparator for comparing said memory state of said multi-level/memory cell with said input information, said

input information corresponding to one of a plurality of reference voltages, said comparator means further generating a control signal indicative of said memory state as compared to

said input information; and a reference voltage cell for providing said one plurality of reference voltages, said reference voltage cell

25

operably coupled to said comparator; wherein said multi-level memory cell being defined by one of said plurality of multi-level cells and said

reference voltage cell being defined by another of said plurality of multi-level cells.

30

cel1.

22. An integrated circuit device comprising a plurality of multi-level cells, (said plurality of multi-level cells defining a multi-level memory cell and a reference voltage

23. An integrated circuit comprising a plurality of multi-level cells, said integrated circuit comprising: a multi-level memory cell for storing input

34

information for an indefinite period of time as a discrete state of said multi-level memory cell, said multi-level memory cell storing information in Kn memory states, where K is a base of a predetermined number system and n is a number of bits stored per multi-level memory cell, wherein K<sup>n</sup> > 2; memory cell programming circuit for programming said

memory cell programming circuit for programming said multi-level memory cell to a memory state corresponding to said input information;

a comparator for comparing said memory state of said multi-level memory cell with said input information, said input information corresponding to one of a plurality of reference voltages, said comparator means further generating a control signal indicative of said memory state as compared to said input information; and

a reference voltage cell for providing said one plurality of reference voltages, said reference voltage cell operably coupled to said comparator;

wherein said multi-level memory cell being defined by one of said plurality of multi-level cells and said reference voltage cell being defined by another of said plurality of multi-level cells, said multi-level memory cell being programmed during a same step as said reference voltage cell.

.25

5

10

15

20

**PETITIONER'S EXHIBIT 1002** 

Page 67 of 235

Attorney Docket No. 16176-1-1

#### DECLARATION AND POWER OF ATTORNEY

#### As a below named inventor, I declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER MEMORY CILL the specification of which <u>X</u> is attached hereto or \_\_\_\_\_ was filed on \_\_\_\_\_ as Application Serial No. \_ and was amended or. \_\_\_\_ (if applicable).

I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56. I claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign applications(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

#### **Prior Foreign Application(s)**

40

Country	Application No. Date of Filing		Priority Claimed Under 35 USC 119	
		-	Yes No	
-			Yes No	

ŧ

I claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No.	Date of Filing	Status	
08/071,816	June 4, 1993	Patented X PendingAbandoned	
07/652,878	February 8, 1991	X Patented Pending Abandoned	

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Paten; and Trademark Office connected therewith.

#### Richard T. Ogawa, Reg. No. 37,692 Gary T. Aka, Reg. No. 29,037 Send Correspondence to: Direct Telephone Calls to: (Name, Reg. No., Telephone No.) Name: Richard T. Ogawa Reg. No. 37,692 Telephone: 415 326-2400

TOWNSEND and TOWNSEND KHOURIE and CREW Steuart Street Tower One Market Plaza, 20th Floor San Francisco, CA 94105 (Page 1 of 2)

Page 68 of 235

Full Name of Inventor 1	Last Name Banks	First Name Gerald	Middle Name or Initial	
Residence & Citizenship	City Fremont	State/Foreign Country California	Country of Citizen U.S.A.	ship
Post Office Address	Post Office Address 200 Pawnee Place	City Fremont	State/Country CA	Zip Code 94539
Full Name of Inventor 2	Last Name	First Name	Middle Name or Initial	
Residence & Citizenship	City	State/Foreign Country	Country of Citizenship	
Post Office Address	Post Office Address	City	State/Country	Zip Code
Full Name of Inventor 3	Last Name	First Name	Middle Name or Initial	
Residence & Citizenship	City	State/Foreign Country	Country of Citizenship	
Post Office Address	Post Office Address	City	State/Country	Zip Code

۱۰. ۰۰۰

¢,

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 1	Signature of Inventor 2	Signature of Inventor 3
Gerald J. Banks		
Date	Date	Date

DP.MRG 1/93

{

ų,

h

(Page 2 of 2)

Page 69 of 235

PETITIONER'S EXHIBIT 1002

ŝ



Page 70 of 235



PETITIONER'S EXHIBIT 1002

/ 1

Page 71 of 235



Page 72 of 235


Page 73 of 235





5/20

PRINT OF DRAWINGS AS ORIGINALLY FILED

y

نتحم



Figure 5



,



7/20



15. 16.

PRINT OF DRAWINGS AS ORIGINALLY FILED

\$

١,





PRINT OF DRAWINGS AS ORIGINALLY FILED



8/10

Page 77 of 235



Page 78 of 235



s.'

PETITIONER'S EXHIBIT 1002

ł



4

PETITIONER'S EXHIBIT 1002

Page 80 of 235



Page 81 of 235



. جو

Page 82 of 235

PETITIONER'S EXHIBIT 1002





Figure 14

۰<sup>۰</sup> .

Page 83 of 235

r





·· 08 410200

PRINT OF DRAWINGS AS ORIGINALLY FILED



ļ



PETITIONER'S EXHIBIT 1002

Page 86 of 235



PETITIONER'S EXHIBIT 1002

١

Page 87 of 235

PRINT OF DRAWINGS





Page 89 of 235

		· · ·
-		
• •		
		-
,		H-ALL W
ŧ	- CONTRACT	Atty. Docket No. <u>16176-1-1</u>
OWNSEND and TOWNSEND KI	HOURIE and CREW	-
DWNSEND and TOTTA		TB 174 786 359 US
	1.1.1.1	"Express Mail" Label No TB 174 788 535 00
teuart Street Tower	CE VIEL	
an Francisco, CA 94105	5	Date of Deposit
an Francisco, Ch 415) 543-9600	1	
(415) 343-9000	AND TRADEMARKS	and the
PATENT APPLICATION FER COMMISSIONER OF PATENT	AND TO A MEMARKS	I hereby certify that this is being deposited with the I hereby certify that a this is being deposited with the
TOUR OF PALLINI	AND TRADU	I hereby certify that this is being appointed more United States Postal Service "Express Mail Post Office United States To and the under 37 CFR 1.10 on the date
Washington, D. C. 20231	DEMA	United States Postal Service "Express Mail 1 of the date to Addressee" service under 37 CFR 1.10 on the date
Washington	TRAU	to Addressee" service under 37 CFK 1.10 on all to Addressee" service under 37 CFK 1.10 on all indicated above and is addressed to the Commissioner indicated above and is addressed to the Commissioner
		indicated above and is addressed to the committee indicated above and Trademarks, Washington, D. C. 20231 of Patents and Trademarks, Washington, D. C. 20231
Sir:	iha	of Patenna and the
the second the for filing is	щ¢,	WWALL . Gu
Daten approximation	- n of	By AMAN T
[] patent application of [] design patent applicati [X] continuation-in-part [	atent application of	· V
(X) continuation in party	atom "PP-	
no Ö	1	
Inventor: Gerald J. Banks		TAREADED WITH N-BITS PER MEMORY CELL
	ABLE NON-VOLATIL	E MEMORY WITH N-BITS PER MEMORY CELL
For: ELECTRICALLY ALTER		
		,
Enclosed are:		
an short(s) of []	formal' [X] informal dr	3Wing(s).
[X] <u>20</u> sheet(s) of [ ] [] An assignment of the inver	tion to	- 6 Attomety.
[X]	Declaration & Power	01 Autority -
[X] A [] signed [A] unsigned	Declaration.	
[X] A [] signed [X] unsigned [] A [] signed [] unsigned		s under 37 CFR 1.9 and 37 CFR 1.27. application.
A Power of Attorney.	ablish small entity statu	application.
[] A verified statement of a		1.07
<ol> <li>A certified copy of a</li> <li>Information Disclosure St</li> </ol>	atement under 37 CFR	1.27.
[] Information Disclosure		
[]		
		it atten and pursuant to 37 CFR §1.53(d),
	hand Declaratio	n as filed with this application and purson Parts of Application.
In view of the	the Unsigned Declaration	n as filed with this application and pursuant to 37 CFR §1.53(d), filing fee until submission of the Missing Parts of Application.
Applicant r	Equisie =:	•
		THIS TIME.
	DO NOT CHARGE	THE FILING FEE AT THIS TIME.
	10 <u>122</u>	$\beta \rightarrow -2$
	1	(KLAVIC)
		ADDM. Sm
•		Richard T. Ogawa
	x	Reg. No.: 37,692
Telephone:	1	Attorneys for Applicant
(415) 543-9600		1 *********
APPNOFRE.TRN 12/92	ł	
	1	
	,	
		· · ·
-		
· · · · · · · · · · · · · · · · · · ·		
· ·		
•		
•		
- -		
•		

.

,

İ.,

!



UNITED ST/ .: S DEPARTMENT OF COMMERCE Patent and 'TF ademark Office ASISTANT SCORTARY AND COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

---April 04, 1995

Richard T. Ogawa Townsend & Townsend, Khourie and Crew Steuart Street Tower, 20th FL. One Market Plaza San Francisco, CA 94105

Newly Assigned Application No.: 08/410,200 Applicant : Gerald J. Banks Title : Electrically Alterable Non-volatile Memory within Bits per call

1

Docket No.

1

### NOTICE OF NEWLY ASSIGNED APPLICATION NUMBER

The above-identified patent application was previously erroneously assigned Application Number 29/035,674 through an administrative error. The new application number assigned to the application is listed in the heading of this letter. Please correct your records and refer to the new application number in all future correspondence to the Patent and Trademark Office.

The Office sincerely regrets any inconvenience that this situation has caused you. If you have any questions about this matter, please contact me at (703) 308-3164.

Sincerely, Deborah Dotson Initial Review Division

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail (label no. IB174786414US)in an envelop addressed to: Assistant Commissioner for Patents. ington, D. C. 20231, on PATENT Attorney Docket No. 16176-000110 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE 15 In re application of: Examiner: Unassigned Gerald J. Banks 410 200 08 Serial No.: 08/405,821 Art Unit: Unassigned COMMUNICATION Filed: March 6, 1995 For: ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS) PER CELL AUG 2 1 1995 Attn: Application Branch Assistant Commissioner for Patents GROUP 3 Washington, D.C. 20231 sir: Applicant's undersigned attorney has noted that the filing date entered by the Application Branch on the Notice to File Missing Parts of Application has been designated as March 6, 1995 and not February 27, 1995. The application was mailed using proper Express Mail procedures on February 27, 1995 and is, accordingly, entitled to a filing date of February 27, 1995. Copies of the filed postcard and the Patent Application Transmittal/Fee Sheet are enclosed as Exhibits I, and II, respectively. No return postcard was received from the Patent Office mailroom. It is requested that the Patent Office correct their records or advise if for any reason it believes Applicant is not entitled to the February 27, 1995 filing date. tfully submitted, No. 37.692 Req. TOWNSEND and TOWNSEND and CREW One Market Plaza Steuart Street Tower, 20th Floor San Francisco, California 94105 (415) 326-2400 RTO/kaa 16176 1-1.cm

Laventor(s): <u>Gerald J. Banks</u> Cell Truc: <u>Electrically Alterable Non-Yolitile Memory with N-Bits Per Me</u>mory Cell Declaration Power of Attorney (uns1gned) Combined Declaration & Power of Attorney (uns1gned) Attorney (uns1gned) Assignment TB174786439 RTO/SEM PATENT APPLICATION FILING ACKNOWLEDGMENT Attorney: ---Please stamp the date of roceipt of the endu 2 February 27 + 1995 No. Pages of Description No. Pages of Abstract: No. Sheets of Drawing: Microfiche Appendix: No. Pages of Appendix of Mailing Date: No. Page

EXHIBIT 1

card to add

Page 93 of 235

I hereby certify that Luis correspondence is being deposited with the United States Postal Service as Express Mail (label no. TB174786414US)In an envelope ٢N PATENT Attorney Docket No. 16176-000110 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE In re application of: Examiner: Unassigned Gerald J. Banks 08/4/0.200 Serial No.: <del>08/405/</del>821 Art Unit: Unassigned TRANSMITTAL OF PROCESSING AND RETENTION FEE UNDER 37 CFR Filed: March 6, 1995 §1.78(a) and 1.21(1) For: ELECTRICALLY ALTERABLE NON-) VOLATILE MEMORY WITH N-BITS) PER CELL Assistant Commissioner for Patents Washington, D.C. 20231 So that Applicant may claim benefit of the abovesir: referenced application filing date in Application's co-pending application filed August 7, 1995, Applicant authorizes the Commissioner to charge the processing and retention fee under 37 CFR §1.21(1) of \$130.00, and any other fees associated with this paper; to Deposit Account 20-1430. This Transmittal of Processing and Retention Fee is submitted in triplicate. If a telephone interview would help expedite this matter, please telephone the undersigned at (415) 326-2400. Respectfully submitted, Richard T. Reg. No. 37,692 TOWNSEND and TOWNSEND and CREW One Market Plaza Steuart Street Tower, 20th Floor San Francisco, California 94105 (415) 326-2400 RTO/kaa 16176\1-1-PRO.RET

	Address: COM	ATE: JOEPARTMENT OF Trademark Office VISSIONER OF PATENTS AND 1 Ington, D.C. 20231	$\sim$
ICATION NUMBER FILING DATE	FIRST NAMED APPLICANT	ATTY. DOC	
08/410,200 \02/27	795 BANK	- G	16176-1-1
TOWNSEND AML TOWNS STEUART STREET TOW ONE MARKET FLAZA SAN FRANCISCO 9410	5	8000	
νοτις το τι	LE MISSING PARTS OF	ATE MAILED: 0000	Remailed 7/8/96
	FILING DATE GRANTEL		<del>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</del>
THE PAYMENT OF A SURCHAI \$ for small entities who have 37 CFR 1.16(c). If all required items on this form are filed wentity, □ small entity (verified statement for Applicant is given ONE MONTH FRO	ve filed a verified statement claimin within the period set belaw, the total iled), is $\$_{1,2}$ .	amount owed by applicant as	s set forth in
FILING DATE of this application. WHI required above to avoid abandonment. I extension fee under the provisions of 37 of	CHEVER IS LATER, within whic Extensions of time may be obtained	h to file all required items and p	ay any fees
1. 1 The statutory basic filing fee is entity, must submit 8 7 30	to complete the basic fil	pplicant as a d-large entir	ty 🗆 small
		-	
2. Additional claim fees of 2/ required multiple dependent c fees or cancel the additional cla	and sool as a sedan set white	, 🗔 small entity, including nt must submit the additio	
3. 🗆 The eath or declaration:			
□ is missing. □ does not cover the newly sul	mitted items.	X	
An oath or declaration in comp Application Number and Filin		ifying the application by th	e above
4. The oath or declaration does n in compliance with 37 CFR 1.6 Filing Date, is required.			
<ol> <li>The signature(s) to the oath or or a person qualified under 37 compliance with 37 CFR 1.63, Filing Date, is required.</li> </ol>	CFR 1.42, 1.43, or 1.47. A pro	perly signed oath or declar	ation in
6. [] The signature of the following	joint inventor(s) is missing from	n the oath or declaration:	
	oath or declaration listing the fying this application by the ab		
<ol> <li>The application was filed in a translation of the application s already been paid.</li> </ol>		Applicant must file a verifi r 37 CFR 1.17(k), unless t	
8. 🗆 A \$ proce (37 CFR 1.21(m)).	ssing fee is required since your	check was returned witho	ut payment.
9. 🗇 Your filing receipt was mailed	in error because your check we	ıs returned without payme	nt.
		e attached Notice to Comp	ly with
10. [] The application does not comp Sequence Rules 37 CFR 1.821	-1.620.		

Page 95 of 235

,

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20237,

PATENT

Attorney Docket No. 16176-000110

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Examiner: Unassigned

Art Unit: Unassigned

37 CFR §1.136(a)

PETITION TO EXTEND TIME UNDER

In re application of:

TOUNSEND and

Gerald J. Banks

ັ<del>9</del> ໂອຢ6

RANFN

Serial No.: 08/410,200

Filed: February 27, 1995

For: ELECTRICALLY ALTERABLE `) NON-VOLATILE MEMORY WITH ) N-BITS FER MEMORY CELL )

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

. 1

Applicant petitions the Assistant Commissioner for Patents to extend the time for response to the Notice to File Missing Parts, dated July 8, 1996 for one month, from August 8, 1996 to September 8, 1996. An appropriate response to the notice in the form of a Response to Notice of Missing Parts is enclosed herewith.

Please charge \$55.00, pursuant to 37 CFR §1.17, to the Deposit Account No.

20-1430. Please charge any additional fees or credit overpayment to the above Deposit Account. This Petition is submitted in triplicate.

Date:

TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, 8th Floor San Francisco, California 94111-3834 (415) 326-2400 RTO:de roworkU617601-leat.tme

espectfully submitted, Richard T. Ogawa Reg. No. 37,692

对使 建己化生活化 化合物成分 气体化 医小 减少病 小哥 一次一次通知

03Con 4-24-25 - #3 A/2 I hereby certify that this correspondence is being deposited with the United States Postal Service as as first class mail in an envelope as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D. C. 20231, on <u>Lector ber</u> nber 27, 1995 Washington, D.C. 20231, on PATENT ine Elgingre Attorney Docket No. 16176-000110 ROON JAN  $\mathfrak{D}$ 1996 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE 1.36.24 In re application of: Examiner: Unassigned Gerald J. Banks Art Unit: Unassigned TETELNED HIN 17 1996 MIN 17 1996 Serial No.: 08/410,200 **COMMUNICATION** Filed: March 6, 1995 ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH For: N-BITS PER CELL Attn: Application Branch Assistant Commissioner for Patents Washington, D.C. 20231 Applicant's undersigned attorney has noted that the Serial Number assigned Sir: to the present application was incorrect. In particular, the Notice of Missing Parts recited a Serial No. 08/405.821. A letter mailed April 4, 1995 by the PTO referred-to an incorrect Serial No. 29/.035.674, which does not seem to exist anywhere. A copy of this letter is enclosed as Exhibit I. This letter also referred to Serial No. 08/410.200 as being the correct serial number. Please be advised that the correspondence mailed August 7, 1995 by Applicant referred to Serial No. <u>08/405.821</u>, which is believed to be incorrect at this time. This correspondence should have Serial No. <u>08/410,200</u>, which Applicant's

attorney believes is now the correct serial number.

Respectfully submitted,

Richard T. Ogawa Reg. No. 37,692

TOWNSEND and TOWNSEND and CREW One Market Plaza Steuart Street Tower, 20th Floor San Francisco, California 94105 (415) 326-2400

RTO:de 1617611-1-2nd.com

ł



014-76-000110015 UNITED STATES DEPARTMENT OF COMMERCE DEPARTMENT OF CU Patent and Trademark Office ASSISTANT SEDRETARY AND COMMISSIONER OF PATENTS AND TRADEMARKS Weshington, D.C. 20231 2TC

April 04, 1995

55 APR 10 61 5: 24 ಂದುಂಬರು

Richard T. Ogawa Townsend & Townsend, Khourie and Crew Steuart Street Tower, 20th Fl. One Market Plaza San Francisco, CA 94105

Newly Assigned Application No.: Applicant Title

08/410,200 Gerald J. Banks Electrically Alterable Non-volatile Memory within Bits per call

Docket No.

## NOTICE OF NEWLY ASSIGNED APPLICATION NUMBER

:

The above-identified patent application was previously erroneously assigned Application Number 29/035,674 through an administrative error. The new application number assigned to the application is listed in the heading of this letter. Please correct your records and refer to the new application number in all future correspondence to the Patent and Trademark Office. The Office sincerely regrets any inconvenience that this situation has caused you. If you have any questions about this matter, please contact me at (703) 308-3164.

sincerely, Deborah Dotson Initial Review Division

Ŋ

EXHIBIT I

### Transmittal Letter

TOWNSEND and TOWNSEND and REWOOD Steuart Street Tower JAN One Market Plaza  $\mathbf{2}$ San Francisco, CA 94105 1996 (415) 326-2400 Contraction of the second

ł-

In re application of: Gerald J. Banks

Serial No.: 08/410,200

Filed: March 6, 1995

Group Art Unit: Not assigned

ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS For: PER MEMORY CELL

ASSISTANT COMMISSIONER FOR PATENTS Washington, D.C. 20231

#### Sir:

Transmitted herewith are the following documents:

- Transmittal Letter (in trip.);
- 1) Communication;
- 2) Postcard.
- 3)

Please charge Deposit Account No. 20-1430 as follows:

Any additional fees associated with this paper or during the pendency of this application.

[X]

<u>2</u> copies of this sheet: are enclosed.

TOWNSEND and TOWNSEND and CREW

Richard T. Ogawa

Reg. No.: 37,692 Attorneys for Applicant

nto/work/16176/1-1comm.im

PETITIONER'S EXHIBIT 1002

Date December 29, 1995

Atty. Docket No. 16176-1-1

I hereby certify that this is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D. C. 20231.

December 29, 1995 Date: Vinne Elingre

ORID I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Attn: Box Missing Parts, Wachington, D.C. 20231, PATENT RO Attorney Docket No. 16176-000110 9 :6 IN THE UNITED STATES PATENT AND TRADEMARK OFFICE In re application of: Examiner: Unassigned Gerald J. Banks Art Unit: Unassigned Serial No.: 08/410,200 TRANSMITTAL LETTER - RESPONSE TO NOTICE OF MISSING PARTS Filed: February 27, 1995 For: ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER MEMORY CELL Attn: Box Missing Parts Assistant Commissioner for Patents Washington, D.C. 20231 Pursuant to the Notice to File Missing Parts of Application - Filing Date Sir: Granted dated July 8, 1995, enclosed are the following to be made of record in the aboveidentified application: Petition to Extend Time; Executed Declaration and Power of Attorney; 1) Verified Statement Claiming Small Entity Status; 2) 3) Copy of Notice of Missing Parts; 4) Postcard. 5) Please charge Deposit Account No. 20-1430 for the following fees: (a) Filing Fee (§ 1.16(a))(Small Entity) \$375.00 (b) Excess Claims Fees (§ 1.16(b), (c)): 33.00  $\underline{23} - 20 = \underline{3} \times 11.00 =$ 78.00  $5 - 3 = 2 \times 39.00 =$ 2 \$ 65.00 (c) Missing Parts Surcharge (§1.16(e)) TOTAL FEES TO BE CHARGED \$551.00



Page 101 of 235

Ą.

Gerald J. Banks Serial No.: 08/410,200 Page 2

PATENT

The Commissioner is hereby authorized to charge any additional fees associated with this paper or during the pendency of this application, or credit any overpayment to Deposit Account No. 20-1430 for this paper and during the prosecution of this application. This Transmittal Letter is submitted in triplicate.

Respectfully submitted,

Date:

Richard T. Ogawa Reg. No. 37,692

TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, 8th Floor San Francisco, California 94111-3834

. -

¥.

• •

.

ì

(415) 326-2400 Fax (415) 326-2422

RTO:de

riolwork 16176 1-Imp.res

Attorney Docket No. 16176-000110

#### DECLARATION AND POWER OF ATTORNEY

#### As a below named inventor, I declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor My residence, post ornice address and chizensmp are as stated delow next to my name; i beneve i am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sot ght on the invention entitled; ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER MEMORY CELL the specification of which \_\_\_\_\_ is attached hereto or \_X\_\_ was filed on <u>February 27, 1995</u> as Application Serial No. <u>08/410.200</u> and was amended on \_\_\_\_\_ (if applicable).

I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the luty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56. I claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign applications(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

#### Prior Foreign Application(s)

Country	Application No.	Date of Filing	Priority Claimed Under 35 USC 119
			Yes No
	1		Yes No

I claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application Serial No.	Date of Filing	<ul> <li>Status</li> </ul>
08/071,816	June 4, 1993	X_Patented Pending Abandoned
07/652,878	February 8, 1991	X Patented Pending Abandoned

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Paten, and Trademark Office connected therewith.

#### Richard T. Ogawa, Reg. No. 37,692 2 Gary T. Aka, Reg. No. 29,037

Send Correspondence to:	Direct Telephone Calls to: (Name, Reg. No., Telephone No.)
TOWNSEND and TOWNSEND and CREW LLP	Name: Richard T. Ogawa
Two Embarcadero Center, 8th Eleor	Reg. No. 37,692
San Francisco, CA 94111-3834	Telephone: (415) 326-2400

(Page 1 of 2)

Full Name of Inventor 1	Last Name Banks	First Name Gerald	Middle Name or Initiai J. Country of Citizenship U.S.A.	
Residence & Citizenship	City Fremont.	State/Foreign Country California		
Post Office Address	Post Office Address 200 Pawnee Place	City Fremont	State/Country CA	Zip Code 94539
Full Name of Inventor 2	Last Name	First Name	Middle Name or I	nitial
Residence & Citizenship	City	State/Foreign Country	Country of Citizer	iship
Post Office Address	Post Office Address	City	State/Country	Zip Code
Full Name of Inventor 3	Last Name	First Name	Middle Name or I	nitial
Residence & Citizenship	City	State/Foreign Country	Country of Citizer	ıship
Post Office Address	Post Office Address	City	State/Country	Zip Code

İ

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 1	Signature of Inventor 2	Signature of Inventor 3	
Bldg. Ball	-		
Gerald J. Banks			
Date 8/13/96	Date	Date	

DF.MRG 1/93 -

1

(Page 2 of 2)

Atty. Docket No. 16176-000110

# VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY STATUS (37 CFR 1.9(f) and 1.27(b)) - INDEPENDENT INVENTOR

4

ì

ticant or Patentee: <u>Gerald J. Banks</u>		
fication of Patent No.: <u>08(415/20)</u> fication of Patent No.: <u>08(415/20)</u> d of Issued: <u>February 27, 1995</u> <u>ELECTRICALLY</u> ALTERABLI NON-VOLA	THE MEMORY WITH N-BITS PER CELL	
ELECTRICALLY ALTERABLIS NON-TODA	<u></u>	handward to - to - to -
a below named inventor, I hereby declare that I d	test inventor as defined in	137 CFR 1.9(c) for purposes of paying reluced
a below named inventor, I hereby declare that I de to the Patent and Trademark Office regarding th	qualify as an independent inventor is to ALTER	ABLE NON-VOLATILE MEMORT WITH N
a below named inventor, I never office regarding th	he invention entitied <u>BUBCTREEMENT</u>	
to the Patent and Theorem		
respectively the specification here	ewith. /410,200 filed <u>Pebruary 27, 1995</u>	· · · · · · · · · · · · · · · · · · ·
the specification here	410.200, filed <u></u> , issued	······································
[X] Application No. 05/	, issued	
have not assigned, granted, conveyer or licensed	and am under no obligation under contract or la hify as an independent inventor under 37 CFR 1 hify as an independent inventor under 37 CFR 1 9(d) or a none	aw to assign, grand, out of the invention, or to .9(c) if that person had made the invention, or to profit organization under 37 CFR 1.9(c).
ach person, concern or organization to which I h ssign, grant, convey or license any rights in the		er am under an obligation under contract or law to
ssign, grant, convey of the		
No such person, co	oncern, or organization or organizations listed below*	
[] Persons, concerns	or organizations are	sensors or organization having rights to the
- a main varified	statements are required from each named per	son, concern or organization having rights to the
*NOTE: Separate vertical invention averting to their st	statements are required non- tatus as small entities. (37 CFR 1.27)	
NAME		NONPROFIT ORGANIZATION
ALDINESS	AALL BUSINESS CONCERN []	J NONPROPTI ORGANIZATION
[] INDIVIDUAL [] SM	AALL BOSHIDES -	<u>\</u>
NAME		
		1 NONPROFIT ORGANIZATION
[] INDIVIDUAL	[] SMALL BUSINESS CONCERN	[]]
1		
NAME		CONTRACTION STREET
ADDRESS	DUED THE CONCERN	[ ] NONPROFIT ORGANIZATION
L LINDIVIDUAL,	[ ] SMALL BUSINESS CONCERN	I NONPROFIT ORGANIZATION
f 1 trime i .		
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the ( (7, CPP 1 28(h))).		us resulting in loss of entitlement to small entity sta , due after the date on which status as a small entity
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the no longer appropriate. (37 CFR 1.28(b)). I hereby declare that all statements match here	ein of my own knowledge are true and that all s were made with the knowledge that willful false	us resulting in loss of entitlement to small entity size to due after the date on which status as a small entity statements made on information and belief are belie statements and the like so made are punishable by such willful false statements may jeopardize the vali- t is directed.
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the no longer appropriate. (37 CFR 1.28(b)). I hereby declare that all statements make here to be true; and further that these statements w or imprisonment, or both, under section 1001 of the application, any patent issuing thereon	the second that all a	us resulting in loss of entitlement to small entity sta is due after the date on which status as a small entity statements made on information and belief are belie statements and the like so made are punishable by is statements and the like so made are punishable by is such willful false statements may jeopardize the vali
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the no longer appropriate. (37 CFR 1.28(b)). I hereby declare that all statements match here	ein of my own knowledge are true and that all s were made with the knowledge that willful false I of Title 18 of the United States Code, and that s n, or any patent to which this verified statement	us resulting in loss of entitlement to small entity sta b due after the date on which status as a small entity statements made on information and belief are belie statements and the like so made are punishable by such willful false statements may jeopardize the vali- t is directed.
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the no longer appropriate. (37 CFR 1.28(b)). I hereby declare that all statements made here to be true; and further that these statements w or imprisonment, or both, under section 1001 of the application, any patent issuing thereon NAME OF INVENTOR:	ein of my own knowledge are true and that all s were made with the knowledge that willful false I of Title 18 of the United States Code, and that s n, or any patent to which this verified statement	us resulting in loss of entitlement to small entity size be due after the date on which status as a small entity statements made on information and belief are belie statements and the like so made are punishable by such willful false statements may jeopardize the vali t is directed.
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the no longer appropriate. (37 CFR 1.28(b)). I hereby declare that all statements make here to be true; and further that these statements w or imprisonment, or both, under section 1001 of the application, any patent issuing thereon	ein of my own knowledge are true and that all s were made with the knowledge that willful false I of Title 18 of the United States Code, and that s n, or any patent to which this verified statement	us resulting in loss of entitlement to small entity sta b due after the date on which status as a small entity statements made on information and belief are belie statements and the like so made are punishable by such willful false statements may jeopardize the vali- t is directed.
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the no longer appropriate. (37 CFR 1.28(b)). I hereby declare that all statements mathehere to be true; and further that these statements w or imprisonment, or both, under section 1001 of the application, any patent issuing thereon NAME OF INVENTOR: Gerald J. Banks	ein of my own knowledge are true and that all s were made with the knowledge that willful false I of Title 18 of the United States Code, and that s n, or any patent to which this verified statement NAME OF INVENTOR:	us resulting in loss of entitlement to small entity sta b due after the date on which status as a small entity statements made on information and belief are belie statements and the like so made are punishable by such willful false statements may jeopardize the vali- t is directed.
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the no longer appropriate. (37 CFR 1.28(b)). I hereby declare that all statements made here to be true; and further that these statements w or imprisonment, or both, under section 1001 of the application, any patent issuing thereon NAME OF INVENTOR:	ein of my own knowledge are true and that all s were made with the knowledge that willful false I of Title 18 of the United States Code, and that s n, or any patent to which this verified statement	us resulting in loss of entitlement to small entity sta to due after the date on which status as a small entity statements made on information and belief are belie statements and the like so made are punishable by such willful false statements may jeopardize the vali- t is directed. NAME OF INVENTOR:
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the no longer appropriate. (37 CFR 1.28(b)). I hereby declare that all statements made here to be true; and further that these statements we or imprisonment, or both, under section 1001 of the application, any patent issuing thereon NAME OF INVENTOR: Gerald J. Banks Signature of Inventor B/A3/9/	ein of my own knowledge are true and that all s were made with the knowledge that willful false I of Title 18 of the United States Code, and that s n, or any patent to which this verified statement NAME OF INVENTOR:	us resulting in loss of entitlement to small entity siz is due after the date on which status as a small entity statements made on information and belief are belie statements and the like so made are punishable by such willful false statements may jeopardize the vali- tis directed. NAME OF INVENTOR: Signature of Inventor
I acknowledge the duty to file, in this applicat prior to paying, or at the time of paying, the no longer appropriate. (37 CFR 1.28(b)). I hereby declare that all statements mathehere to be true; and further that these statements w or imprisonment, or both, under section 1001 of the application, any patent issuing thereon NAME OF INVENTOR: Gerald J. Banks	ein of my own knowledge are true and that all s were made with the knowledge that willful false I of Title 18 of the United States Code, and that s n, or any patent to which this verified statement NAME OF INVENTOR: 	us resulting in loss of entitlement to small entity siz is due after the date on which status as a small entity statements made on information and belief are belie statements and the like so made are punishable by i such wilfnit false statements may jeopardize the vali- tis directed. NAME OF INVENTOR: Signature of Inventor

1	42 9 42 9 42 9 42 9 42 9 42 9 42 9 42 9		Patent and Trac Address: COMMISSIC	<b>S DEPARTMENT</b> <b>Jemerk Offics</b> INER OF PATENTS AND 1, D.C. 20231	
– //	APPLICATION NUMBER FILING DATE	FIRST NAM	D PPLICANT	· , ATTY.D	DOCKET NO JITLE
			1 3,	<u></u>	
	08/410,200 {	02/27/95 BANK		J .6 .	16176-1-1
		· · · · · · · · · · · · · · · · · · ·			10110 1-1
		`` `0	232/0419		
	TOWNSEND AMD STEUART STREE	TOWNSEND KHOURI	e and crew		
	ONE MARKET PL	AZA			(
	SAN FRANCISCO			MAILED: 000	" Remailed 7/8/
	NOTICI	E TO FILE MISSING	PARTS OF APP	LICATION	64718795
		FILING DATI			
	An Application Number and I below are missing. The requ THE PAYMENT OF A SI \$ for small entity 37 CFR 1.16(c).		med perow must be 1 and 8-6 only of 9	$\pm 130$ for 1	arge entities or
	If all required items on this form entity, [] small entity (verified s	are filed within the period so	$\frac{1}{2}$ below, the total amo	unt owed by applicant	as a Diarge
		WHY PROM THE DATE C	)F THIS LETTER, (	OR TWO MONTHS	FROM THE
	Applicant is given ONE MO FILING DATE of this applica- required above to avoid aban				
	extension fee under the provis.	ons of 37 CFR 1.136(a).			
	1. The statutory basic fi	ling fee is: Timissing	insufficient. Appli	icant as a datge er	ntity 🗆 small 🕴
	entity, must submit	to compi	lebe me pasic ming i	100,	
	2. [7 Additional claim fees required multiple dep fees or cancel the add	of \$as a pendent claim fee, are req litional claims for which f	Plarge entity, quired. Applicant m fees are due.	small entity, includ just submit the add	itional claim
	3. 🗆 The oath or declarati	on:			
	is missing. □ does not cover the	newly submitted items.		`	
	Application Number	on in compliance with 37 and Filing Date is requir	red.		-
	4. The oath or declarati in compliance with 3 Filing Date, is requir	" CFR 1.69, identifying t	application to which he application by th	, it applies. An eath as above Application	, or declaration , Number and
	5. The signature(s) to t	be oath or declaration is/a 1 ander 37 CFR 1.42, 1.43 CFR 1.63, identifying the			
	6. 🗆 The signature of the		s) is missing from tl	ne oath or declaratio	xn:
		An oath or declars r(3), identifying this appli	ation listing the nam	nes of all inventors	and signed by
	Date, is required.				
	7. □ The application was translation of the ap already been paid.	pplication and a lee of a		( OF 16 1.11(M)) and	
	8. 🗆 A \$ (37 CFR 1.21(m)).	processing fee is req			
			and the state series of a	eturned without pa	vment
	9. 🗔 Your filing receipt v	vas mailed in error becau	se your check was i	onition and the fr	, <u>, , , , , , , , , , , , , , , , , , </u>
		s not comply with the Sec	use your cneck was r quence Rules. See s	ittached Notice to C	omply with , -
	9. 7 Your filing receipt v 10. 7 The application doe Sequence Rules 37 11. 7 Other.	s not comply with the Sec CFR 1.821-1.825.	quence Rules. See a	attached Notice to C	Comply with
• •,	9.	s not comply with the Sec CFR 1.821-1.825.	quence Rules. See a	attached Notice to C	Comply with
· .,	<ul> <li>9. Your filing receipt v</li> <li>10. The application doe Sequence Rules 37</li> <li>11. Other.</li> <li>Direct the response to Box</li> </ul>	s not comply with the Sec CFR 1.821-1.825. x Missing Part and refer a	quence Rules. See a any questions to the	attached Notice to C 9 Customer Service (	comply with

## PETITIONER'S EXHIBIT 1002

i

		س - سوب، چې	۰ 	
		Address: COMMIS Washing	EPARTMENT OF Idemark Office BONER OF PATENTS AND Ion. D.C. 20231	[PG4.5c.104 0 0
4102.00		FIRST NAMED APPLICANT		176-1-1
APPLICATION NUMBER	FILING DATE I		6 <sup>10</sup>	
08/410,200 02/	27/95 BANKS		EXAMINER	
	2501	/1217	FEARS.T	
TOWNSEND AMD TO	UNISEND AND CREW		ARTUNIT	APER NUMBER
TUN EMHANDANCA			2511	5
8TH FLOOR SAN FRANCISCO C	A 94111-3834		DATE MAILED:	12/17/96
SAN FRANCISCO			<b>0</b>	
This is a communication from the COMMISSIONER OF PATENTS	examiner in charge of your appl AND TRADEMARKS	Ication.	. ́	_
	OFFICE			
Responsive to communication(	s) filed on			t la
FINAL.		to formal matters, pro	secution as to the meri	ts is closed in
annication is in cor	dition for allowance except	5 D.C. 11; 453 O.G. 2	13. month(s).	or thirty days.
Since this application accordance with the practice	under Et parte action is se	t to expire	nd within the period for re	eponse will cause ovisions of 37 CFR
A shortened statutory period for I whichever is longer, from the ma	ling date of this communication of this communication of this communication of the communicat	tion. Failure time may	be obtained under the p	the empiretion.
the application to become above 1.136(a). <b>Disposition of Claims</b> X Claim(a) <u>1-2-3</u>			is/are with	drawn from consuction
Of the above, claim(s)			· by we are a construction of the constr	Is/are rejected.
				Isra objected to.
□ Claim(s) □ Claim(s)// □ Claim(s)// □ Claim(s)//	12, 14 1 4 1 2			is/are objected to.
121 Claim(s) _5-10 _1	3, 15-20		are subject to restric	tion or election requirement.
Claims				
		Drowing Review, PTO	-948.	
N See the attached Notic	e of Draftspurson's Patent	Diawing the	is/are objected to by the	Examiner.
The drawing(s) filed of	correction, filed on		isis	approved 🗋 disapproved.
Diwers have a drawin	2 COLLECTION 1			,
The oath or declarati	on is objected to by and			
	§ 119	1-45 U.S.C	§ 119(a)-(d).	
Acknowledgement is r	§ 119 nade of a claim for foreign f ] None of the CERTIFIE	phoney under a priority	documents have been	•
- Comet	Noua orma			
			·	۰
received in Appl	cation No. (Series Code/Se	mai humber,	ureau (PCT Rule 17.2(a))	).
C received in this	national stage of P			
*Certified copies not	eceived:s made of a claim for dome	the priority under 35 U	S.C. § 119(e):	
Acknowledgement i	s made of a claim for dome	stic priority and		
t we obment(S)				
Notice of Refere	nce Cited, PTO-892	40 Banar No(s).		
C Information Disc	losure Statement(s), r 10	449, Fapor 10(0)		
Interview Summ	ary, PTO-413			
Notice of Drafts	person's Patent Uniwing/	BV10W, P10-840		
A Notice of Infor	nal Patent Application, PTO	-152	E FOLLOWING PAGES -	# U.S. GPC: 1896-410-238/40060
LI NOUCE OF IMON	_ SEE OF	FICE ACTION ON TH		(a) and (b) and (c)

Note the drafting criticism.

Claim 22 is rejected as being non-statutory 35 USC 112. No structure is recited, "cells" and "defining" are readable an and

The following is a quotation of the appropriate paragraphs mental concepts.

of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1-4, 11, 12, 14 and 21-23 are rejected under 35

U.S.C. 102(a) as being clearly anticipated by Suzuki et al. These claims are drawn to a basic multi-level memory with

comparator as shown by Suzuki et al.

Banks is cited as of interest.

Any inquiry concerning this communication should be directed

to Terrell Fears at telephone number (703) 308-0956.

÷.

TERRELL W. FEARS PRIMARY EXAMINER GROUP 2500

Fears/tj Dec. 12, 1996

ì
R64 F	PTO	892			 L	.5.1	DEP	AR	TM	INT	OF	OM	MER	CE		SERI				1	ROU	PART	лит 	AT1	TACHI TO PAPE	MENT	1	-
ËV.	2-82	)			P.	ATE	NT	AN	D T	RAD	EMA	RK	OFF	ICE		4	10	20 IHST	i <u>y</u> ,	<u> </u>	Ś	511		1	NUMB	ER	12	4
	M	ori	CE	OF	- R6	FE	RE	NC	ES	CITI	ED				Ĩ	APPL	-											
											1				~		R	AN	<u>K-S</u>					<i>.</i>	<u></u>	~~~~~		-
					-						ì		<u>U.</u> T	<u>s. P/</u>	ATE	NTC		MEN	15		Т	LASS		UB- ASS	F		DATE	1F E
		ſ	000	UM	ENI	NC	). 		Ŀ	D/	TE	<u>,                                     </u>	┨				NAM				-+-		10	- 7	-+			
	4	1	2	c	۱	ᅬ	2	4		2. ~	89	L		<u>S</u>	<u>د ر</u>	71 <u>⊭</u> 1		et	مک			365	<b>↓</b>				, the second sec	
B	k	12			8	5	$\langle$	ና	4	-	Q.	3		B	AI	NES		<del>-</del>			_	365	18	7.0,	4	- ALAR AND A		
	17	Ť	1	Τ	1	7		_	T							`	_	_		-			<b> </b>		-			
╀	╉	╉	╉	╋		-	-	-	t					- 199														·
1	╉	╉	-+	╉		_			╀				$\dagger$							-							·	
1	-	+	4	4	_		-	-	╉				╉								_		T					
1	F	_	_			-	-		╉				╉										1-					
	G			_		_	1_	-	1				┦										+-	<u> </u>				
T	н						L	L					1											<del></del>		<del> </del>		
	1		_		1																		╀			+		
1	,					Γ		T	l													<u> </u>						
	к			-	-	T	1										_											
					1					_			FC	REI	GN	PAT	ENT	DOCU	MEN	ITS								
		_							7		DA		-1		-	OUNT				NA	AE		CLAS	5	SUI /CLA		PERTI SHTS. DWG	
*		-	0 		UME	T		Т													61° 3'4-10						[	Ī
	<u> </u>	_	_		-	╇	$\downarrow$	╉										-	and the second second				\ \	-†				
	M			1	1	1	-	_		<b> </b>					<u>ئت</u> سو	and the second second	- 										╞──	1-
	N													[										-			+	-
	0								/	Ł																		+-
F	Į.	1	T	T	Ţ	Ţ	7	7															_				+	+
-		$\uparrow$	╀	Ţ	.7	Ť				Γ																		1
$\left  \right $	1	L	1.	1		ا 0	 TH	L.	 1 R	EFI	ER	ENC	CES	([]]	clud	ding	Auth	ior, T	itle,	Date	, Pe	rtinen	t Page	es, E	tc.)			
$\left  \right $	٦	Т																										
ļ	4	R																										
-	4	4							-																			
		s																										
				_							<u></u>																	
ſ		1								ŗ																		
		Т							,." ,'																			
ł	-†	-1					.1								ĺ													<b>.</b>
ł		U	┝─						-					;	<del>,                                     </del>													
	EX/	ā Mi	NEF	1		1	/					1	DA'		7													
					7	n	ı	$\sim$					1		16			l										
	<u> </u>			-1	·							+1-1-1	rof	oror	102	is no	t bei	ina fu	rnisi	ned w	/ith	this of n 707	fice a	ictio	n.			

TO SEPARATE, HOLD TOP AND BOTTOM EDGES, SNAP-APART AND DISCARD CARBON

1

## **File History Report**

Paper number \_\_\_\_\_\_ is missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available.



# The following page(s) Draftperson's Patent Drawing Review of paper

number 5 is/are missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available

Additional comments:

>

AR S	63 Approved for use through 1031153, Okas 065 Cook Patent and Tracemark Office; U.S. DEPARTMENT OF COMMODE Patent and Tracemark Office; U.S. DEPARTMENT OF COMMENT
97, der til	Derwork Reduction Act of 1993, no persons are required to respond to a collection of information unless it displays a valid OMB control number. VERIFIED STATEMENT CLAIMING SMALL ENTITY STATUS Docket Number (Optional)
	(37 CFR 1.9(f) & 1.27(c))-SMALL BUSINESS CONCERN 181414/US
	Application or Patentee: <u>G.J. Banks</u> Application or Patent No: <u>18/410,200</u>
	Fiedorlssued: February 27, 1995 The Electrically Alterable Non-Volatile Memory with N-Rits Per Memory Cell
	I hereby declare that I am the owner of the small business concern identified below: an official of the small business concern empowered to act on behalf of the concern identified below R 2 0 1997
	NAMEOFSMALLBUSINESSCONCERN_BTG_USA_INC. GROUP 2500
	ADDRESSOFSMALLBUSINESSCONCERN_2200 Renaissance Boulevard Gulph Mills, 2A 19406
	I hereby declare that the above identified small business concern qualifies as a small business concern as defined in 13 CFR 121.12, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees to the United States Patent and Trademark Office, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a fulf-time, part-time, of temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.
	I hereby declare that hights under contract or law have been conveyed to and remain with the small business concern Identified above with regard to the invention described in:
	the specification filed herawith with title as listed above.
	If the rights held by the above identified small business concern are not exclusive, each individual, concern, or organization having rights in the invention must file separate verified statements avering to their status as small entities, and no rights to the invention are held by any person, other than the inventor, who would not qualify as an independent inventor under 37 CFR 1.9(c) first person made the invention, or by any concern which would not qualify as a small business concern under 37 CFR 1.9(c), or a nonprofit organization under 37 CFR 1.9(e).
	Each person, concern. or organization having any rights in the invention is ilsted below: I no such person, concern, or organization exists. each such person, concern, or organization is listed below.
	Separate verified statements are required from each named person , concern or organization having rights to the Invention averring to their status as small entities. (37 CFR 1.27)
	I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. (37 CFR 1.28(b))
	I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.
	NAME OF PERSON SIGN NG Madhuri H. Malkani
	TITLE OF PERSON IF OTHER THAN OWNER <u>Senior VP &amp; General Counsel</u>
	ADDRESS OF PERSON SIGNING BTG USA INC. 2200 Renaissance Boulevard
	SIGNATURE

. L

• •

)

,



SHAPIRO

2003/010

7/furerpa By assigned

PATENT APPLICATION

→→→ BTG USA INC.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: Gerald J. BANKS Group Art Unit: 2511 Serial No.: 08/410,200 Examiner: T. Fears Filed: February 27, 1995 For: ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL RECEIVED MAY 0 9 1997

#### **GROUP 2500**

### REVOCATION AND POWER OF ATTORNEY

Assistant Commissioner for Patents Weshington, D.C. 20231

10703 528 2457

۱s,

14:15

.05/07/87

sir:

We, the Assignee of the entire right, title, and interest in and to the above-identified invention and application for Letters Patent, hereby revoke any Powers of Attorney previously granted in this application, and hereby appoint Nelson H. Shapiro, Reg. No. 17,095, Mitchell W. Shapiro, Reg. No. 31,568, and Andrew E. Rawlins, Reg. No. 34,702 of the firm of Shapiro and Shapiro, Reg. No. 18,810, our attorneys with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, all correspondence to be addressed to Shapiro and

SHAPIRO  $\longrightarrow$  BTG USA INC. @004/010

Shapiro, 1100 Wilson Boulevard, Suite 1701, Arlington,

Virginia 22209.

13703 528 2457

l l

14:15

05/07/97

BTG USA Inc. Bignatura: Bony Bony Name: Bruce G. Bennimon Title: Vice President flegel & Patents

Dete: 5/8/97.

---

-

-

. .

, i

2

.

### PETITIONER'S EXHIBIT 1002

ì

.05/07/97 14:18 ☎703 528 2457 SHAPIRO +++ BTG USA INC. 2005/010

A-8753

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: Gerald J. BANKS Serial No.: 08/410,200

<u>ار</u>

Filed: February 27, 1995 Examiner: T. Fears

FOR ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH RECEIVED

МАҮ 0 9 1997 • Э.73 (b) GROUP 2500

Group Art Unit: 2511

STATEMENT UNDER 37 C.F.R. S 3.73(b)

Assistant Commissioner for Patents Weshington, D.C. 20231

sir: -

ì

BTG USA Inc., a corporation duly organized under the laws of Delaware, certifies that it is the Assignee of the entire right, title, and interest in and to the aboveidentified patent application by virtue of an Assignment from the invertor of said patent application. A copy of said Assignment is attached.

The undersigned has reviewed said Assignment and, to the best of the undersigned's knowledge and belief, title is in said Assignee.

The undersigned (whose title is supplied below) is empowered to sign this statement on behalf of the assignee. The undersigned hereby declares that all statements

made herein of the undersigned's own knowledge are true, and

ł

	•		•		-	
ı	05/07/97	14:16	175703 528 2457	SHAPIRO	→→→ BTG USA INC.	, 团006/010

<

Date: 5/8/97

1 1

that all statements made on information and belief are believed to be true; and further, that these statements are made with the knowledge that willful false statements, and the like so made, are punishable by fine or imprisonment, or both, under Suction 1001, Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

2

ţ

BTG USA Inc. Signature:

Name: BRUCE G. BERNSTON Title: Vice President / legal & Patents

05/07/97 14:16 2703 528 2457 SHA	PIRO BIG USA INC. RECEIVED MAY 0 9 1997
· · · · · · · · · · · · · · · · · · ·	GROUP 2500
FORM PTO-1595 RECORDATION FO (Nor. 140) Ords No. (205) (2011) (1402, 454) Tel: wethings O C = V To the Honorable Commissioner of Patents and Thedemana: Pr 1, Name of conveying party(200):	S ONLY
GERALD J. BANKS	Name: BTG USA INC.
Additional (Lennar(a) of somerging Denyt(sa) subshedt (2) Yes (2) No	Internel Address
3. Nature of conveyance: Sa Assignment D Merger	Street Address: 2200 RENAISSANCE BLVD.
Di Security Agreement. Di Change of Name	Chy GULPH MILLS State: PA ZIP 19406
D Other Execution Date:February 13, 1997	Báddianul nárha(s) 5 sádársta(es) smutheaft D. Yes 🗳 Ha
<ol> <li>Application number(s) or patent number(s):</li> <li>If this document is being filed together with a new application</li> </ol>	n, the execution date of the application is:
A. Patent Application No.(8)	B. Patent No.(6)
08/410,200	5,218,569 5,394,362 multi-tel Yee E No
5. Name and address of pany to whom correspondence concerning document should be mailed:	8. Total number of applications and patents involved: 4
Name: BTG USA INC.	7. Total fee (\$7 CFR 3.41)
Internal Address: PATENT DEPARTMENT	Enclosed      Authorized to be charged to deposit account
Street Address 2200 RENAISSANCE BLVD.	e. Deposit ecouert number: . 02-3900
City GULPH MILLS State: PA ZIP. 19406	(אושאי אביינגער מעריגער מאין איז איז איז איז איז איז איז איז איז איז
Bo KOT (	JOE THE SPACE
JOEL F. SDIVLIK REG. 24, 179	mation is true and contract and any strached copy is a true copy of 2/22/27 Strategy Date
Messi who currently to but resourced with	ng power street, statiments, statidecomment. In required active share information be: Trademente, Bost Assignments on, D.C. 2021

i

)

ι

ł

RECEIVED MAY 0 9 1997 GROUP 2500

WHEREAS, Gerald J. Banks, an individual having his place of business at 200 Pawnee Place, UK Fremont, CA 94539, as Assignor, is sole owner of the following inventions:

APPENDIX A ASSIGNMENT

ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER MEMORY CELL, having United States Patent Number 5,218,569, issued on June 8, 1993; and

ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER MEMORY CELL, having United States Patent Number 5,394,362, issued on February 28, 1995; and

ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER MEMORY CELL, an application for a United States Letter Patent filed on February 27, 1995, having Serial Number 08/410,200; and

ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WTH N-BITS PER MEMORY CELL, an application for a United States Letter Patent filed on August 7, 1995, having Serial Number 08/511.659.

WHEREAS, BTG USA INC., a Corporation of Delaware, whose post office address is Renaissance Business Park, 2200 Renaissance Boulevard, Gulph Mills, PA 19406 as Assignee, is desirous of securing the entire right, title and interest in and to these inventions in all countries throughout the world, and in and to issued United States Letters Patent; and to any applications for United States Letters Patent on these inventions; and to the Letters Patent to be issued upon such applications;

NOW THEREFORE, be it known that for good and valuable consideration, hereby acknowledged to have been received by the Assignor, the Assignor has sold, assigned, transferred, and set over, and does hereby sell, assign, transfer, and set over unto the Assignce, its lawful successors and assigns, the Assignor's entire right, title, and interest in and to these inventions, together with any patent application which has been or may hereafter be filed thereon, and/or issued patent and all divisions, continuations, and continuations-in-part thereof, and all Letters Patent of the United States which may be granted thereon, and all reissues thereof, and all choses in action which may be based thereon, and all rights to claim and contest priority on the basis of any such application, and all applications for Letters Patent which have been or may hereafter be filed for these inventions in any foreign country and all Letters Patent which have been or may hereafter be granted on these inventions in any foreign country, and all extensions, renewals, and reissues thereof; and the Assignor hereby authorizes and requests the Commissioner of Patents of the United States and any official of any foreign country whose dury it is to issue patents on applications as described above, to issue all Letters Patent for these inventions to Assignee, its successors and assigns, and/or to assign already issued Letters Patent to Assignee in accordance with the terms of this Assignment;

05/07/97 14:17

**3**703 528 2457

SHAPIRO

2 009/010

→→→ BTG USA INC.

AND, the Assignor HEREBY covenants that the Assignor has the full right to convey the interest assigned by this Assignment, has not conveyed any interest in the inventions or right to practice the inventions to any third party, and the Assignor has not executed and will not execute any Agreement in conflict with this Assignment;

AND, the Assignor HERLIBY further covenants and agrees that the Assignor will, without further consideration, communicate with Assignce, its successors and assigns, any facts known to the Assignor respecting these inventions, and testify in any legal proceeding, sign all lawful papers when called upon to do so, execute and deliver any and all papers that may be necessary or desirable to perfect the title to these inventions in said Assignce, its successors and assigns, execute all divisional, continuation, and reissue applications, make all rightful oaths and generally do everything possible to aid Assignce, its successors, and assigns, to obtain and enforce proper patent protection for these inventions in the United States and any foreign country, it being understood that any expense incident to the execution of such papers shall be borne by the Assignce, its successors and assigns.

IN TESTIMONY WHEREOF, an authorized representative of Assigner and Assignee have emu hereunto set their hands this 12 day of <u>Feb races</u> 1997.

By Genald J. By do Anthony

Sr. VP & General Manager

3703 528 2457

#### SHAPIRO

@010/010

→→→ BTG USA INC.

ACKNOWLEDGEMENT BY NOTARY PUBLIC:

## State of California County of Alanceds\_ 55:

BE IT REMEMBERED, that on the start of the second of the subscriber, personally appeared Gerald J. Banks to me known to be the person described in and who executed the foregoing Assignment, and acknowledged that he executed the same as his free act and deed.

PHILLIP BROCKMAN U PHILLIP BROCKMAN U COMM. STILLIP BROCKMAN U COMM. STILLIP BROCKMAN U COMM. STILLIP Hy Campa. Esp. Cat. 20, 2000 SELLIPTING

05/07/97

14:17

(Notery Public)

My Commission Expires: Ochber 20, 2000

Commonwealth of Pennsylvania, County of Chester ss:

BE IT REMEMBERED, that on <u>Albruary 4</u>. 1997, before me, the subscriber, personally appeared Anthony V. Lando, who, being by me duly swotn on their oaths, depose and makes proof to my satisfaction, that he is an officer of BTG USA Inc., the corporation named as Assignee in the within Assignment, that he is the Senior Vice President and General Manager, of said corporation; and that said Assignment is hereby signed and delivered by them as and for the voluntary act and dead of said corporation, in the presence of deponent, who thereupon subscribed her name hereto as attesting witness.

Nara Anlerdogh (Notary Public) My Commission Expires: 2 prul 28, 1997

SEAL

Ŷ

	UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Weshington, D.C. 20231
FLING DATE F	FIRST NAMED APPLICANT ATTORNEY DOCKET NO. IG176-1-1 NKS EXAMINER
TOWNSEND AMD TOWNSEND AND CRU TWO EMBARCADERO CENTER 8TH FLOOR SAN FRANCISCO CA 94111-3834	EW FEARS, TERRELL 2511 2511 DATE MAILED: 05/14/97

1. The Power of Attorney to you in this application has been revoked by the applicant. Future correspondence will be malled to the new address of record. 37 CFR 1.33.

05/07/97

2. The Power of Attorney to you in this application has been revoked by the assignee who has Intervened as provided by 37 CFR 3.71. Future correspondence will be mailed to the new address of record. (37 CFR 1.33). 3. The withdrawal as attorney in this application has been accepted. Future correspondence will be malled to the new address of record. 37 CFR 1.33.

tion from the

This is a communica Patent and Trademark Office

The Power of Attorney in this application is accepted. Correspondence in this application will be mailed to the below-noted address as provided by 37 CFR 1.33.

□ 5. The Power of Attomey in this application is not accepted for the reason(s) checked below:

a. The Power of Attorney is from an assignee and the Certificate required by 37 CFR 3.73 (b) has not been b. The person signing for the assignee has omitted their empowerment to sign on behalf of the assignee.

C. The inventor(s) is without authority to appoint attorneys since the assignee has intervened as provided by a co-inventor in this

a co-inventor in this \_\_\_\_\_\_, a co-inventor in this \_\_\_\_\_\_, a plication, thas been omitted. The Power of Attorney will be entered upon receipt of confirmation signed by said co-inventor. d. The signature of e. The person(s) appointed in the Power of Attorney is not registered to practice before the U.S. Patent & Trademark Office

- ☐ f. The revocation is not signed by the applicant, the assignee of the entire interest, or <u>one</u> particular principal
- attorney having the authority to revoke.

SHAPIRO AND SHAPIRO 1100 WILSON BLVD., STE. 1701 ARLINGTON VA 22209

This is a communication from the

COPY A

Patent and Trademark Office

WE COPY IN THE APPLICATION FILE

PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

į

Gerald J. BANKS

Serial No.: 08/410,200

Group Art Unit: 2511 Filed: February 27, 1995

Examiner: T. Fears

For: ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL

> \* POWER TO INSPECT AND MAKE COPIES

\*

Assistant Commissioner for Patents Washington, D.C. 20231

MAY 0 9 1997 **GROUP 2500** 

RECEIVED

Sir:

Kindly permit Elliott R. Greenwald of Elliott R.

Greenwald and Associates to inspect and make copies in the

above noted matter.

Respectfully submitted,

SHAPIRO AND SHAPIRO Attorneys for Applicant

By: Andrew E. Rawlins Reg. No. 34,702

MANNIN S.

AER: 1mb

1100 Wilson Boulevard Suite 1701 Arlington, Virginia 22209 Tel: (703) 276-0700

May 9, 1997

REVOCATION/APPOINTMENT ( OR AUTHORIZATI		RNEY	Docket Number (Optional) 181414/US
	In re Application o G.J. J		· · ·
	Application Numb	er	Filed
	08/410,2	00	02/27/95
	Group Art Unit	Examiner	. <u></u>
	2511	T.W. H	Tears
To: Assistant Commissioner for Patents Washington, DC 20231	L	.L	
<ol> <li>I hereby revoke all previous powers of application.</li> </ol>	attorney or authorization o	f agents in the a	above identified
<ol> <li>I hereby revoke less than a l previous papilication. Revocation applies to the factor.</li> </ol>	owers of attomey or author following person(s): (give ,	ization of agen name(s) and reg	ts in the above gistration number(s})
<ul> <li>(give name(s) and registration number( Andy Rawlins Reg. No Shapiro &amp; Shapiro 1100 Wilson Boulevaro Arlington, VA 22209</li> <li>4. The correspondence address is NOT a X Change the correspondence address ar Andy Rawlins Shapiro &amp; Shapiro 1100 Wilson Boulevard, Arlington, VA 22209</li> </ul>	<ul> <li>34,702</li> <li>Suite 1701</li> <li>ffected by this communicated</li> <li>direct all future correspondences</li> </ul>		、 • •
I am the: Applicant(s) (signatures of all applicant Assignee of record of the entire intere Certification under 37 CFR 3.73(1 Assignature Signature Madhuri H. Malkani, Sr. Typed or printed name General Con	sst. ) is enclosed. bas already bee ())07 Address: B Date 2 , VP & G		pplication. nc. issance Boulevarc ls, PA 19406
unden Hour Statement: This form is estimate i to take 0.2 ho ny comments on the amount of time you are required to com redemark Office, Washington, DC 20231. D:) NOT SEND 1 ommissioner for Patents, Washington, DC 2(23).	urs to complete. Time will vary de plete this form should be sent to the THES OR COMPLETED FORMS	ending upon the ne Chief Information ( O THIS ADDRES:	eda of the invelvidual case. Officer, Patent and S. SEND TO: Assistant

•

ł

-8753 PATENT APPLICATION



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

RECEIVED JUN 2 - 1997

GROUP 2500

In re the Application of:

Group Art Unit: 2511 Gerald J. BANKS Serial No.: 08/410,200 Examiner: T. Fears Filed: February 27, 1995 ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS For: PER CHLL

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents Washington, D.C. 20231

sir:

Fursuant to 37 C.F.R. § 1.56, and without any assertion as to materiality or prior art effect, the documents listed

on the attached Form PTO-1449 are hereby cited. A check for \$230.00 is attached to cover the fee set

÷

forth in 37 C.F.R. § 1.17(p).

## Respectfully submitted,

SHAPIRO AND SHAPIRO Attorneys for Applicant

1100 Wilson Blvd. Suite 1701 Arlington, VA 22209 (703) 276-(1700

May 15, 1997

ABR:sjl

Rawlins Andrew E. 34,702 250 11 05 0V/9 03410200 1 123 240-00 41

<u></u>		FORM PTO	-1449		Atty. Docket A-8753 Applicant			al No. 410,200
LIST	of	DOCUMENTS C	IT IS BY A	PRINTANT	Gerald J.	BANKS		
			A NA		Filing Date February	27, 199	95 251	-
9857. S.S.				ar said				1 
Examiner Initial		Document Number	Date	N	ane	Class	Sub- class	Filing Date
	AA	4,192,014	03/04/80	Craycraft	· ·	365	104	
1	AB	4,357,685	11/02/82	Daniele (	et al.	365	189	
·, · <u> </u>	AC	4,964,079	10/16/90	Devin		365	168	
, [	AD	5,172,338	12/15/92	Mehrotra	et al.	365	185	
	AE	5,262,984	11/16/93	Noguchi (	et al.	365	185	
	AF	3,801,965	04/02/74	Keller e	t al,	340	173R	
	дĞ	4,004,159	01/18/77	Rai et a	1. /	307	238	
	AH	4,054,864	10/18/77	Audaire :	șt al.	340	173R	
in K	AI	4,090,258	05/16/78	Cricchi/		365	184	
71	AJ	4,122,541	10/24/78	Uchida <sup>,†</sup>		365	154	
/  -	AK	4,139,910	02/13/79	Anantha	et al.	365	183	
ultali a se			an an an an an an an an an an an an an a		9-12:00 (ministra 24(13-14)			
Examiner Initial	4 H. 126 H	Document Number	Date	Co	untry	С]аав	Sub- class	Translation
	AL	W082/02276,	07/08/82	WIPO	e starter			
	AM	W082/02976	09/02/82	WIPO /				
	AN	W090/01984	03/08/90	WIPO/				
1	AO	2 630 574	10/27/89	France				Abstract
	AP	0 390 404	10/03/90	Europe				N .
	AQ							
	1	M. Bauer e	al. "A M	fultilevel	-Cell 32Mb	Flash	Memor	y, 1995
pt	AR	7, Paper 'El	7.7.					
pit	AS	John A. Bay Computer, Conference,	1981 IEEE	Internati	onal Solid	rocesso -State	or for Circu	the 32b its
Examin		Am	$\checkmark$		e Considered 9-97			
EXAMINI with M	IR: PEP	Initial if re 609; draw line by of this for	ference con a through c	sidered, wh itation if	sther or not not in confo	citatic ormance	and not	n conforman : considere

1

• •

-

Page 125 of 235

F

			• \			Atty. Bocket E A-8753	IQ.	Serial 08/4	10,200
			ORM PTO-1			Applicant Gerald J.	BANKS		
<u>st (</u>	F DO	CO	MENTS CIT	<u>ED BY APPI</u>	Filing Date February 2	7, 199	Groug 5 251	Sec. 1	
- 								Sub-	Filing Date
inerl		Doc	ument Number	Date		Name	Class	class 222	
ial	AA*		149,270	04/10/79	Cricch	i et al.	365 365	45	
-{-	AB*		,181,980	01/01/80	МсСоу		365	45	
+	AC*	4	,272,830	06/09/81			365	104	
-+-	AD*		,287,570	09/01/81	Stark	varti et al.	365	45	
71	AE*	1	,300,210			1 et al.	365	45	
¢1	AF*	<u>/</u>	,306,300			1	,365	104	<b>_</b>
	AG		1,327,424			ård	365	1.04	
	AH+	1_	4,388/702				365	94	ļ
	AI	-+-	4,415,992 4,449,20				365	104	
	AJ	+	4,462,08		4 Giuli	ani et al.	365	105	
i	AR							Sub-	
xamin	ar		Document Nurt	er Date		Country	Class	class	
Initia				·		an manadar a s			
	A								
	┉┼╍┉							-+	
	<u>+</u>	)*	7						
		P*							
	A	Q*							
		9 i 2 i 1				Melchior,	A Four-	State	EEPROM U
-		AR*	/ Floatin	d-care wer		. o June l	987, au	200-	405-
n'		+	Circuit	<u> </u>	s David	A. Hodges,	Multi	level	Random-Ac
1	r l	AS	Memory	Using One ircuits,	Transi Vol. SC	-11, No. 4,	August	1976,	at 519-5
Exe	miner		17			Data Consid	6100		
14			WY_		consider	ed, whether or on if not in unication to A	r not cit conforma pplicant	tation ince and	is in confo 1 not consi

•

-

Page 126 of 235

		FORM PTO-		-	Atty. Docket A-8753 Applicant Gerald J.			Lal No. 410,200
<u>LIST</u>	OF D	OCUMENTS CI	<u>TED_BY_APP</u>	<u>PLICANT</u>	Filing Date February	27, 199	Gro 95 251	-
Examiner Initial		Document Number	Date		Name	Class	Sub- class	Filing D
(	AA^	4,495,602	01/22/85	Sheppar	d	365	104	
	AB^	4,503,518	03/05/85	Iwahash	i.	365	104	
	AC^	4,558,241	12/10/85	Suzuki	et al.	307	530	}
	AD^	4,578,777	03/25/86	Fang et	al.	365	184	<u> </u>
MY5	AE^	4,586,163	04/29/86	Koike		365	104	Į
	AF^	4,627,027	12/02/86	Rai et	al.	365	45	1
	AG	4,653,023	03/24/87	Suzuki	et al.	365	104	l 
	AH^	4,661,929	04/28/87	Aoki et	al.	365	/189	
	AI^	4,709,350	11/24/87	Nakagom	e et/al.	365	45	
17	AJ^	4,733,394	03/22/88	Giebel	/	371	21	
<del>\</del>	AK^	4,771,404	09/13/88	Mano et	a/1.	365	189	
			i de Sant Anter De Stear de State De State de State de St		i (al-17) Al-17, al-17, al-		anta anta Senta da Cara	
Examiner Initial		Document Number	Bate	c	ountrý	Class	Sub- class	Translat
	AL^		ļ		<u></u>			
	АМ	<i></i>	<u> </u>	ļ		 		ļ
	AN^			 		ļ		
	A0^		<u> </u>	<u> </u>			 	ļ
	AP^		<u></u>	<u> </u>		· · ·	 	 
	AQ^							
mA	AR^	David A. R: Transaction at 99-106.						
ph	AS^	R.S. Wither Capacitors March 1980	rs et al., , IEEE Ele ,/at 42-45	Nonvola ectron De	atile Analó avice Lette	g Memo: rs, Vo	ry in 1. EDI	MNOS 4-1, No.
Examin	/	$M_{1}$			e Considered			
1	BR: I	nitial if ref	erence cons	idered, wh	ether or not not in confo	citatio	n is in	n conform

į

	, I _ 			Atty. Docket 1 A-8753	¥0.	Pag serial 08/41		
FOR ST OF DOCUME	M PTO-1		ICANT	Applicant Gerald J.	BANKS	Group		
ST OF DOCUME	<u>N18 C22</u>			Filing Date February 27, 1995 2511				
			NIT I LEGA Surgestation de	Name	Class	Sub- class	Filing Date	
tial Docume	nt Number	Date			365	185		
	99,195	01/17/89 07/11/89			364	104		
	47,808	07/11/89			365	49		
	53,892	12/26/89			365	45		
	90,259	12/26/89		n et al.	365	189.11		
	14,631	04/03/90			365	45/	<u></u>	
	89,179	06/04/91		et al.	365	1/68	<u></u>	
	021,999				365	168		
	043,940				357	23.5	+	
	095,344		2 Mehro	tra et al.	365	185	+	
	258,958			shi et al.	365	210		
AK# 5,								
maminer Doo	ument Nuibe	n Date		Country	Class	Sub- class	Translation	
Initial								
AL#								
AM#								
AN#								
AP#								
AP#								
	11-11-2032年 11-11-11-11-11-11-11-11-11-11-11-11-11-				ngtu			
	and the second states are a second states of the se	n an an an an Arthree Constanting Ball Marketing and						
AR#								
AS#								
						`		
				the second second second second second second second second second second second second second second second s				
AT#				Date Consid	ered			
Examiner	1			Date Consid 9-4 ad, whether or on if not in mication to A	2			

•		· · · ·						ge 5 of
					Atty. Docket A-8753	No.	Serial 08/4	ыю. 10,200
		FORM PTO-	1449		Applicant			
				TTAIN	Gerald J.	BANKS		
LIST_	OF DO	OCUMENTS CIT	KU BY APP	LICANI	Filing Date	••	Group	
					February 2	7, 199	5 2511	
Examiner Initial		Document Number	Date		Name	Class	Sub- class	Filing Date
	AA'	5,268,870	12/07/93	Harari		365	218	
-	AB'	5,293,560	03/08/94	Harari		365	185	
$\sim$	AC'	5,321,655	06/14/94	Iwahash	i et al.	365	200	
11/	AD'	5,351,210	09/27/94	Saito		365	189.01	
MA -	AE'	5,422,845	06/06/95	Ong		365	185	
	AF'	5,432,735	07/11/95	Parks e	t al.	365	.168	
	AG'	5,434,625.	07/18/95	Harari		365	185	
	AH'	5,440,505	08/08/95	Fazio e	t al.	365	45	
	AI'	5,444,656	08/22/95	Bauer e	t al.	365	189.01	
X	AJ'	5,450,363	09/12/95	Christop	herson et al.	365	205	<u>_</u>
1	AK'	5,457,650	10/10/95	Sugiura	et al.	365	184	
Examiner Initial		Document Number	Date		Country	Class	Sub- class	Translation
	AL'					ļ		····-
	AM'					<u> </u>	ļ	
·	AN'			<u> </u>			ļ	
	AO'	· · ·				ļ	ļ	
	AP'		 	l		ļ		·
	AQ'			<u> </u>				
	AR'							
<u></u>	AS'		·					
	AT'	<u> </u>	 i				·	
Examine	<u> </u> ir	<u> </u>	2	D'a	te Considered 9-17		<u> </u>	<del>w</del> w
EXAMIN with M Include	000 G	No. draw line	through cil	tation if	hether or not not in confo tion to Applic	rmance	on is in and not	conformanc considered

Page 129 of 235

-			r	•	Atty. Docket 1 A-8753	ío.	Seria	ige 6 of 1 No. 10,200
T.T.C.T	07 0	FORM PTO-		TCANT	Applicant Gerald J. 1	BANKS		
DIGE.		<u></u>			Filing Date February 2	7, 199	Group 95 2511	
154.5C) 1			i an s	en en en en en en en en en en en en en e	n Sasaanii na sa kiin Juliyaa Kiin Saa			
xaminer Initial		Document Number	Date		Name	Class	Sub- class	Filing Date
/	AA~	5,469,384	11/21/95	Lacey		365	185.13	
	AB-	5,475,693	12/12/95	Christoph	erson et al.	371	10.2	
	AC~	5,485,422	01/16/96	Bauer e	t al.	365	168	
	AD~	5,497,119	03/05/96	Tedrow	et al.	327	540	
,	AE~	5,506,813	04/09/96	Mochizu	ki et al.	365	230.03	
all.	AF~	5,508,958	04/16/96	Fazio e	t al.	`365	185.19	
1× er	AG~	5,515,317	05/07/96	Wells e	t al.	395	427	
	АН~	5,523,972	06/04/96	Rashid	et al.	365	185.22	
	AI-/	5,539,690	07/23/96	Talreja	et al.	365	185.22	
	AJ~	5,541,836	07/30/96	Hasbun	1	365	230.01	
(	AR~	5,544,118	08/06/96	Harari		365	218	
			Lin Halfer h		a (ng sa tang tang tang tang tang tang tang tan			
xaminer Initial		Document Number	Date		Country	Class	Sub- class	Translation
	AL~				and the second second second second second second second second second second second second second second second			
	AM~							
	AN~							
	A0~							· ·
	AP~							
	AQ~							5 <u></u> .
					A ver twee Office ()			
<u>(5485)</u> 388841	AR~				<u>,</u>			
	AS~		:					
	AT~							
Ixamine	r		Mu	Dat	e considered			
XAMINE with ME	EP 60	9; draw line	through cit	ation if	ether or not o not in confor lon to Applica	палсе	n is in and not	conformance considered

•

Page 130 of 235

.

.

•

-

FORM PTO-1449					Atty. Docket No. A-8753		Serial	Page 7 of 7 Serial No. 08/410,200	
					Applicant Gerald J. BANKS				
					Filing Date February 27, 1995		Group 5 2511		
	ara ing			- 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.				a etrait	
miner		Occument Number	Date		Name	Сіавя	Sub~ class	Filing Date	
itial		5,550,772	08/27/96	Gi11		365	185.03		
#1	AA*	5,568,439	10/22/96			365	218		
	AC	5,583,812	12/10/96	Harari		365	185.33		
1Xt	AD*	5,594,691	01/14/97			365	189.09		
18-1-1	AEY	5,596,527	01/21/97			365	185/20 /235R	<u> </u>	
{	HE *	3,660,819	des des des des des des des des des des		-Bentchkowsky	317	425	┼	
	AG*	5,295,255	03/15/94	Malece	ak et al.	395		+	
1	АН*		<u> </u>					+	
	AI*			+		╂───	+	+	
	AJ*					+	1		
	AK*								
					Country	Class	Sub- class	Translatio	
Examiner Initial	: 	Document Numbe	r Date			+	-		
	AL						1		
	AM								
	ANS								
	AO*								
	AP								
	AR	*							
	AS	*							
		**				]	•		
<u> </u>					Date Consider	eđ	<u></u>	<u></u>	
Exam			m	~~	g-97/		tion is	in conform	
EXAM	INER:	Initial if 609; draw 1 opy of this f	reference c	onsidered citation	i, whether or if not in contraction to Approximation to Approximately and the second s	not cita mforman	ce and n	ot conside	

۰.

Page 131 of 235



#### PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: Gerald J. BANKS Group Art Unit: 2511 Serial No.: 08/410,200 Examiner: T. Fears Filed: February 27, 1995

For: ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL

LETTER PROPOSING DRAWING CHANGES



Assistant Commissioner for Patents Washington, D.C. 20231

ATTENTION: Official Draftsman

Sir:

2

MWS: JTW: 1mb 1100 Wilson Blvd.

Suite 1701

Attached are prints of Figs. 2, 6-8, and 15-20 showing proposed changes in red. Upon receipt of the approval of the Examiner and a Notice of Allowance, the changes will be

ţ.

made formally.

Respectfully submitted, SHAPIRO AND SHAPIRO Attorneys for Applicant

N In By:∠

Mitchell W. Shapird Reg. No. 31,568

#### June 17, 1997

Arlington, VA 22209 Tel: (703) 276-0700

#### Certificate of Mailing

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231 on June 17, 1997.

• •

÷.

4n W. Shapiro ditchell.



į

Page 133 of 235



Page 134 of 235



Page 135 of 235



į

Page 136 of 235



Page 137 of 235



PETITIONER'S EXHIBIT 1002

Page 138 of 235



- <sup>1</sup>.





Page 141 of 235



445*[21* [

A-8753 PATENT APPLICATION

GROUP

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of:

Serial No.: 08/410,200

Gerald J. BANKS

MALL ROS HIN

19

Group Art Unit: 2511

Examiner: T. Fears

Filed: February 27, 1995 FOR: ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL

# PETITION FOR EXTENSION OF TIME

Assistant Commissioner for Patents Washington, D.C. 20231

It is respectfully requested that the time now set for sir: response be extended, retroactively, by three months. The required petition fee for a small entity is submitted herewith. The Commissioner is hereby authorized to charge any fees under 37 C.F.R. §§ 1.16 and 1.17 that may be required by this paper to Deposit Account No. 19-1510. Respectfully submitted,

SHAPIRO AND SHAPIRO Attorneys for Applicant

Mitchell W. Shapiro Reg. No. 31,568

ß 16200 465.00 [

> 566] 01/14/19 01 FC:21

MWS:lmb

1100 Wilson Blvd. Arlington, Virginia 22209 (703) 276-0700 Tel:

June 17, 1997

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient possage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231 on June 17, 1997. W Mitchell W- Shapiro

734-20 3 AP 257 A-8753 PATENT APPLICATION IN THE UNITED STATES PATENT AND TRADEMARK OFFICE In re the Application of: Gerald J. BANKS Serial No.: 08/410,200 Group Art Unit: 2511 Filed: February 27, 1995 Examiner: T. Fears For: ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL GRONE 2500 AMENDMENT Assistant Commissioner for Patents Washington, D.C. 20231 Sir: In response to the Office Action mailed December 17, 1996, please amend this application as indicated below. IN THE DRAWINGS : Please delete Figs. 15-20. IN THE SPECIFICATION: Page 1: line 5/ change "continuation-in-part" to 8 --division--; -programming and/or line 15, change "providing" to Kr. verifying programming of -- and change "device" to --device.--; line 16, delets the line in its entire
Page 2: line 28, delete "A limitation with the"; lines 29-33, delete the lines in their entirety. Page 4: line 8, change "states" (first occurrence) to --states.-- and delete the remainder of the line. lines 9-11, delete the lines in their entirety. Page 5: lines 12-37, delete the lines in their entirety. Page 6: lines 1-2, delete the lines in their entirety; lines 30-33, delete the lines in their entirety. Page 7: after line 3, insert the following paragraph: --Fig. 10 is a timing diagram which illustrates the NY. voltage threshold of a 2-bit per cell EANVM being erased from a fully programmed (0,0) state to one of the other three possible states. --; lines 16-34, delete the lines in their entirety. Page 8: line 22, delete "conventional"; . 4 line 23, delete "conventional". 2

Page 9:

line 4, change "a-control" to --a control--.

<u>Page 12</u>:

line 11, change "0" to --"1"--;

line 17/ after "in" insert -- connection with--.

<u>Page 13</u>:

line 7, after "in" insert --connection with--; line 12, change "4" to --3--; line 14; change "106" to --168--.

Page 14: line 8, delete "in voltage"; line 9, change "106" to --168--; line 12, delete "in voltage"; line 13, change "106" to --168--; line 17, change "106" to --168--; line 20, change ".During" to --. During--; line 22, delete "25"; line 24, delete "22"; line 35, change "Vref2" to --Vref3--; line 37, change "vref1" to --Vref2-- and delete "for"; line 38, delete "the other specific conductivity levels".

3

Page 15: line Z, delete "20"; line 8. delete "it is intended that"; line 13, delete the semicolon ";"; line 14, change "106" to --168--; line 15, change "4" to --3--; line 18, change "I 1/0" to --1 I/0--; line 21, change "the" to --an--; line 36, change "5202" to --202--; line 37, change "106" to---168--. line 5, change "206" to -106 constitutes the bit <u>Page 16</u>: line 7. change "106" to --168-- and change "the" A3 line and"; to --a--; line 8, after "on" insert --a--; line 20, change "Program Voltage Switch" to --program voltage switch--; line 28, change "106" to --168--; line 34, after "224" insert f(n = 2) in the illustrative form) --; line 36 change "106" to --168-- and change "4" to PM --3--. 4

<u>Page 17</u>: line 3, change "4" to --3--. line 22, change "illustrated by" to --will be appreciated from --. <u>Page 18</u>: line 34, change "216" to --106--. <u>Page 19</u>: line 5, change "106" to --168--; line 7, change "222" to --202--; line 18, change "Although" to --More generally --. Page 20: line 27, change "vref3" to --Vref3--; \ line 30, change "duration" to --durations--. Page 21: line 13, after "160" insert f-, which represents the AS current contents of the EANVM cell 102, --; line 14 delete "current contents of the EANVM cell 102"; lines 20-37, delete the lines in their entirety. Pages 22-27: Delete the pages in their entirety. 5

<u>Page 28</u>:

lines 1-36, delete the lines in their entirety.

### IN THE ABSTRACT OF THE DISCLOSURE:

Please substitute the abstract on the appended separate sheet for the original abstract.

#### IN THE CLAIMS:

۰.

30

Please carcel Claims 2-23 without prejudice.

	1	
	1	1. (Amended) A multi-level memory device comprising:
	. 2	[a] an electrically alterable non-volatile multi-level
•	3	memory cell [means] for storing input information in a
-	4	corresponding one of [for an indefinite period of time as a
Ň	5	discrete state of said multi-level cell means, said memory
	6	cell means storing information in] K <sup>n</sup> predetermined memory
	7	states of said multi-level memory cell, where K is a base of
	8	a predetermined number system, [and] n is a number of bits
	9	stored per cell, [wherein] and $K^n > 2$ ;
	10	memory cell programming means for programming said multi-
	11	level memory cell [means to a memory state corresponding to]
	12	in accordance with said input information;
	13	reference voltage selecting means for selecting one of a
	14	plurality of reference voltages in accordance with said
	15	input information, each of said reference voltages
	16	corresponding to a different one of said predetermined
	17	memory states; and
		6

Page 149 of 235

comparator means for comparing [said memory state] a voltage of said multi-level memory cell with the selected 18 reference voltage [means with said input information, said 19 input information corresponding to one of a plurality of 20 reference voltages], said comparator means further 21 generating a control signal indicating whether the state of 22 23 said multi-level memory cell is the state corresponding 24 [indicative of said memory state as compared] to said input 25 information.

26 Please add the following claims: -24. A device according to Claim 1, wherein each memory state is bounded by one or more voltage values, and each 2 reference voltage differs from the voltage value or values 3 bounding the corresponding memory state. --10 - 25. Multi-level memory apparatus, comprising an electrically alterable non-volatile memory cell having 1. 2 more than two predetermined memory states; 3 a selecting device which selects one of a plurality of reference signals in accordance with information indicating 4 5 a memory state to which said memory cell is to be б programmed, each reference signal corresponding to a 7 different memory state of said memory cell; and a comparator which compares a signal corresponding to the 8 state of said memory cell with the selected reference signal 9 10 7

Page 150 of 235

to varify whether said memory cell is programmed to the 11 state indicated by said information .--12

4

3

1 2

3

4

5

Apparatus according to Claim 25; wherein said N comparator compares a bit line signal of said memory cell - -26. 1 2 with the selected reference signal .--

--27. Apparatus according to Claim 25, wherein said comparator compares a bit line voltage of said memory cell 1 with a voltage of the selected reference signal .--2 3

-- 28. Multi-level memory apparatus, comprising: an electrically alterable non-volatile memory cell having more than two predetermined memory states; a selecting device which selects one of a plurality of reference signals in accordance with information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a 6 7 different memory state of said memory cell; and a verifying device which detects a parameter indicating 8 the state of said memory cell and verifies whether said 9 memory cell is programmed to the state indicated by said 10 information based on the detected parameter and the selected 11 12 reference signal .--13

8

Page 151 of 235

Apparatus according to Claim 26, wherein said -29 1 verifying device detects said parameter at a bit line 2 terminal of said memory cell .--3

-- 30. Apparatus according to Claim 28, wherein said 1 parameter is a bit line voltage of said memory cell .--2

-- 31. Multi-level memory apparatus, comprising: 1 an electrically alterable non-volatile memory cell having 2 more than two predetermined memory states; 3 a selecting device which selects one of a plurality of 4 predetermined reference signals in accordance with 5 6

information indicating a memory state to which said memory

cell is to be programmed, each reference signal 7

corresponding to a different memory state of said memory 8 cell; 9

a programming signal source which applies a programming 10 11 signal to said memory cell; and

12 a comparator which compares a signal corresponding to the

13 state of said memory cell with the selected reference signal

14 to verify whether said memory cell is programmed to the

15 state indicated by said information .--

9

١D --32. Apparatus according to Claim 31, wherein said

comparator compares a bit line signal of said memory cell 2

9

•

with the selected reference signal .--3

1

Apparatus according to Claim 347, wherein said comparator compares a bit line voltage of said memory cell 1 with a voltage of the selected reference signal .--2 3

1

2

3

9

1 2

3

Multi-level memory apparatus, comprising: 12 an electrically alterable non-volatile memory cell having more than two predetermined memory states; a selecting device which selects one of a plurality of reference signals in accordance with information indicating 4 a memory state to which said memory cell is to be 5 programmed, each reference signal corresponding to a 6 different memory state of said memory cell; 7 a programming signal source which applies a programming 8

signal to said memory cell; and a verifying device which detects a parameter indicating 10 the state of said memory cell and which verifies whether 11 said memory cell is programmed to the state indicated by 12 said information based on the detected parameter and the 13 14 selected reference signal.--15

13 --85. Apparatus according to Claim 24, wherein said verifying device detects said parameter at a bit line terminal of said memory cell .--

パー ー・36. Apparatus according to Claim 34, wherein said parameter is a bit line voltage of said memory cell .--1 2

10

15
--37. Multi-level memory apparatus, comprising:
an electrically alterable non-volatile memory cell having
more than two predetermined memory states;
a selecting device which selects one of a plurality of
reference signals in accordance with information indicating

6 a memory state to which said memory cell is to be

7 programmed, each reference signal corresponding to a

8 different memory state of said memory cell;

9 a programming signal source which applies a programming10 signal to said memory cell; and

a control device which controls the application of said
programming signal to said memory cell based on the selected
reference signal.--

16 --36. Apparatus according to Claim 37, wherein said control device detects a parameter indicating the state of said memory cell, verifies whether said memory cell is programmed to the state indicated by said information based on the detected parameter and the selected reference signal, and controls the application of said programming signal to said memory cell based on a result of the verification.--

17 --29. Apparatus according to Claim 27, wherein said control device compares a signal corresponding to the state of said memory cell with the selected reference signal and controls the application of said programming signal to said memory cell based on a result of the comparison.--

11

1 2

3

4

5

16 --40. Apparatus for verifying programming of an 1 electrically alterable non-volatile memory cell having more 2 than two predetermined memory states, comprising: 3 a selecting device which selects one of a plurality of 4 reference signals in accordance with information indicating 5 б a memory state to which said memory cell is to be programmed, each reference signal corresponding to a 7 8 different memory state of said memory cell; and a comparator to compare a signal corresponding to the 9 state of said memory cell with the selected reference signal 10 to verify whether said memory cell is programmed to the 11 state indicated by said information .--12 19 14 -- 41. Apparatus according to Claim 40, wherein the 19 1 signal corresponding to the state of said memory cell is a 2 bit line signal of said memory cell .--3 20 -42. Apparatus according to Claim 40, wherein the 1 signal corresponding to the state of said memory cell is a 2 bit line voltage of said memory cell .--3 21 --45. Apparatus for verifying programming of an 1 2 electrically alterable non-volatile memory cell having more

3 than two predetermined memory states, comprising:

a selecting device which selects one of a plurality of 4 5

reference signals in accordance with information indicating

12

a memory state to which said memory cell is to be б programmed, sach reference signal corresponding to a 7 different memory state of said memory cell; and 8 a verifying device to detect a parameter indicating the 9 state of said memory cell and to verify whether said memory 10 cell is programmed to the state indicated by said 11 information based on the detected parameter and the selected 12 reference signal .--13

21 1 -47. Apparatus according to Claim 43, wherein said 2 parameter is a bit line signal parameter of said memory 3 cell.--

-24 Apparatus for programming an electrically 1 alterable non-volatile memory cell having more than two 2 predetermined memory states, comprising: 3 a selecting device which selects one of a plurality of 4 predetermined reference signals in accordance with 5 information indicating a memory state to which said memory 6 cell is to be programmed, each reference signal 7 corresponding to a different memory state of said memory 8 9 cell; a programming signal source to apply a programming signal 10

11 to said memory cell; and

1

2

13

12 a comparator to compare a signal corresponding to the 13 state of said memory cell with the selected reference signal 14 to verify whether said memory cell is programmed to the 15 state indicated by said information.--

24-AT. Apparatus according to Claim  $\frac{16}{16}$ , wherein the signal corresponding to the state of said memory cell is a bit line signal of said memory cell.--

1

2

3

1

2

3

1

2

3

4

5

6

7

8

9

10

11

12

13

24 --46. Apparatus according to Claim 46, wherein the signal corresponding to the state of said memory cell is a bit line voltage of said memory cell.--

27 .45. Apparatus for programming an electrically alterable non-volatile memory cell having more than two predetermined memory states, comprising: a selecting device which selects one of a plurality of reference signals in accordance with information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell; a programming signal source to apply a programming signal to said memory cell; and a verifying device to detect a parameter indicating the state of said memory cell and to verify whether said memory

14

cell is programmed to the state indicated by said

14 information based on the detected parameter and the selected 15 reference signal.--

24 1 --50. Apparatus according to Claim 45, wherein said 2 parameter is a bit line signal parameter of said memory 3 cell.--

29 1 --57. Apparatus according to Claim 49, wherein said 2 parameter is a bit line voltage of said memory cell.--

3D --52. Apparatus for programming an electrically alterable non-volatile memory cell having more than two predetermined memory states, comprising:

a selecting device which selects one of a plurality of reference signals in accordance with information indicating a memory state to which said memory cell is to be programmed, each reference signal corresponding to a different memory state of said memory cell; a programming signal source to apply a programming signal

10 to said memory cell; and

1 2

3

5

6

7 8

9

a control device to control the application of said
 programming signal to said memory cell based on the selected
 reference signal.--

3) -57. Apparatus according to Claim 52, wherein said control device is constructed to detect a parameter indicating the sate of said memory cell, to verify whether

ŕ

15

4 said memory cell is programmed to the state indicated by 5 said information based on the detected parameter and the 6 selected reference signal, and to control the application of 7 said programming signal to said memory cell based on a 8 result of the verification.--

32 --54. Apparatus according to Claim 52, wherein said control device is constructed to compare a signal corresponding to the state of said memory cell with the selected reference signal, and to control the application of said programming signal to said memory cell based on a result of the comparison.--

33 A method of verifying programming of an 1 electrically alterable non-volatile memory cell having more 2 than two predetermined memory states, said method 3 comprising: 4 selecting one of a plurality of reference signals in 5 accordance with information indicating a memory state to 6 which said memory cell is to be programmed, each reference 7 signal corresponding to a different memory state of said 8 memory cell; and 9 comparing a signal corresponding to the state of said 10 memory cell with the selected reference signal to verify 11 whether said memory cell is programmed to the state 12 13 indicated by said information .--

16

MD

33 A method according to Claim 55, wherein said 34 1 comparing includes comparing a bit line signal of said 2 memory cell with the selected reference signal .-з

33 35 - ST. A method according to Claim 55, wherein said 1 comparing includes comparing a bit line voltage of said 2 memory cell with a voltage of the selected reference 3

signal.--4

1 2

3

4

5

2

||

A method of verifying programming of an 36 - 58. electrically alterable non-volatile memory cell having more than two predetermined memory states, said method comprising:

selecting one of a plurality of reference signals in accordance with information indicating a memory state to 6 which said memory cell is to be programmed, each reference 7 signal corresponding to a different memory state of said 8 memory cell; 9

detecting a parameter indicating the state of said memory 10 cell; and 11

verifying whether said memory cell is programmed to the 12 state indicated by said information based on the detected 13 parameter and the selected reference signal .--14

36 A method according to Claim 58, wherein said 37 - - 59. 1 parameter is detected at a bit line terminal of said memory cell.-з

17

36 A method according to Claim 58, wherein said 38 --.68-. 1 parameter is a bit line voltage of said memory cell .--2

A method of programming an electrically alterable 39 - -61. non-volatile memory cell having more than two predetermined memory states, said method comprising:

selecting one of a plurality of predetermined reference signals in accordance with information indicating a memory state to which said memory cell is to be programmed, each 6 reference signal corresponding to a different memory state 7 of said memory cell;

applying a programming signal to said memory cell; and comparing a signal corresponding to the state of said memory cell with the selected reference signal to verify whether said memory cell is programmed to the state indicated by said information .--

39 -- 82. A method according to Claim -51, wherein said 1 comparing includes comparing a bit line signal of said 2 memory cell with the selected reference signal .--3

39 - 53. A method according to Claim 51, wherein said 1 comparing includes comparing a bit line voltage of said 2 memory cell with a voltage of the selected reference 3

signal.--4

1

2

3 4

5

8

9

10

11

12

13

18

A method of programming an electrically alterable 42 non-volatile memory cell having more than two predetermined memory states, said method comprising: selecting one of a plurality of reference signals in accordance with information indicating a memory state to 4 which said memory cell is to be programmed, each reference 5 signal corresponding to a different memory state of said 6 7 memory cell; applying a programming signal to said memory cell; 8 detecting a parameter indicating the state of said memory 9 10 verifying whether said memory cell is programmed to the cell; and 11 state indicated by said information based on the detected 12 parameter and the selected reference signal .--13 14 42 A method according to Claim 647, wherein said 43 --85. parameter is detected at a bit line terminal of said memory 1 2 cel1.--3 - 55. A method according to Claim 54, wherein said parameter is a bit line voltage of said memory cell .--1  $\mathbf{2}$ A method of programming an electrically alterable 45 non-volatile memory cell having more than two predetermined 1 2 memory states, said method comprising: selecting one of a plurality of reference signals in 3 accordance with information indicating a memory state to 4 5 19

i

1 2

3

13

which said memory cell is to be programmed, each reference 6 signal corresponding to a different memory state of said 7 memory cell; 8 applying a programming signal to said memory cell; and 9 controlling the application of said programming signal to 10 said memory cell based on the selected reference 11

signal.--12

1

2

3

4

5

6

7

1

2

3

11

45 -68. A method according to Claim 57, including detecting a parameter indicating the state of said memory cell, verifying whether said memory cell is programmed to the state indicated by said information based on the detected parameter and the selected reference signal, and wherein the application of said programming signal is controlled based on a result of said verifying .--

45 comparing a signal corresponding to the state of said memory cell with the selected reference signal, and wherein the application of said programming signal is controlled based 4 on a result of said comparing .--5

#### REMARKS

Favorable reconsideration of this application, as amended, is respectfully requested.

20

Applicant: respectfully requests an endorsed copy of Form PTO-1449 from the Information Disclosure Statement dated May 15, 1997.

Figs. 15-20 and the related disclosure have been cancelled without prejudice.<sup>1</sup> As the remaining subject matter of the present application is supported by the parent application, the present application has been redesignated as a divisional application. It is respectfully requested that the Office update the continuing data of this application accordingly. Applicant reserves the right to present claims related to the invention of Figs. 15-20 in a further divisional application.

Claim 1 has been amended more specifically to address certain features of the subject matter for which Applicant intends to obtain patent protection in the present application. Claims 2-23 have been cancelled.<sup>1</sup> Claims 24-69 have been added in order to provide more comprehensive patent protection. As will be explained hereinafter, amended Claim 1 and newly presented Claims 24-69 distinguish patentably from Suzuki et al. (Suzuki), which was cited in the outstanding rejection of Claim 1 under 35 U.S.C. § 102. Amended Claim 1 recites a multi-level memory device.

The memory device comprises an electrically alterable non-

<sup>1</sup> A separate Letter Proposing Drawing Changes is being filed concurrently.

<sup>2</sup> The rejection of Claim 22 as being directed to allegedly non-statutory subject matter is, of course, mooted by the cancellation of that claim.

21

volatile multi-level memory cell for storing input information in a corresponding one of K" predetermined memory states of the cell, where K is a base of a predetermined number system, n is a number of bits stored per cell, and  $K^* > 2$ , and memory cell programming means for programming the cell in accordance with the input information. The device further comprises reference voltage selecting means for selecting one of a plurality of reference voltages in accordance with the input information, each of the reference voltages corresponding to a different one of the predetermined memory states of the cell. Comparator means is also provided, for comparing a voltage of the cell with the selected reference voltage, and the comparator means generates a control signal indicating whether the state of the cell is the state corresponding to the input information.

It is apparent that Suzuki neither teaches nor suggests a multi-level memory device having the aforementioned features of Claim 1. Note, for example, that Suzuki discloses a conventional ROM which is not electrically alterable, whereas the memory device of Claim 1 utilizes an electrically alterable non-volatile memory. Further, Suzuki lacks any suggestion whatsoever of the reference voltage selecting means and comparator means, both as now defined.

Accordingly, the rejection of Claim 1 should be withdrawn. New dependent Claim 24 distinguishes patentably from Suzuki on at least the same basis as Claim 1.

22

As will be evident, the invention as defined in new Claims 25-69, distinguishes patentably from Suzuki in relation to its (the invention's) application to an electrically alterable non-volatile memory cell having more than two predetermined memory states, the selection of one of a plurality of reference signals in accordance with information indicating a memory state to which the cell is to be programmed (each reference signal corresponding to a different memory state of the cell), and use of the selected reference signal to verify programming of the cell or to control programming of the cell.

An allowance of this application is believed to be in order.

A check for \$704.00 is attached in payment of the required fees for excess claims.

The Commissioner is hereby authorized to charge to Deposit Account No. 19-1510 any fees under 37 C.F.R. §§ 1.16 and 1.17 that may be required by this paper and to credit any overpayment to that Account. If any extension of time is required in connection with the filing of this paper and

23

has not been requested separately, such extension is hereby

requested.

ţ ł,

Respectfully submitted,

SHAPIRO AND SHAPIRO Attorneys for Applicant

BV: Mitchell W. Shapird

Reg. No. 31,568

MWS:JTW:sjl

1100 Wilson Boulevard Suite 1701 Arlington, Virginia 22209 Tel: (703) 276-0700

June 17, 1997 ;lat

# Certificate of Mailing

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231 on June 17, 1997.

Mitchell W. Shapiro

24

.



#### ABSTRACT OF THE DISCLOSURE

1172

R

5

An electrically alterable, non-volatile multi-bit memory cell has  $K^n$  predetermined memory states ( $K^n > 2$ ), where K is a base of a predetermined number system and n is a number of bits stored per cell. Programming of the cell is verified by selecting a reference signal corresponding to the information to be stored and comparing a signal of the cell with the selected reference signal.

				-	
۰	~ *	·	1		
	n 3 5 aren	STREET OF COLLEGE	4	h	
	÷ ,			TEL _EPARTMENT rademark Office	
		L D /	Address: COMM	ISSIONER OF PATENTS A	ND TRADEMARKS
11. 1. 1. 1. 1.		STATES OF	Washi	ngton, D.C. 20231	
4/0200	FILING DAT	£	FIRST NAMED APPLICANT	ATTORNEY	KKETNO.
					e 1
08/410.200	02/27/95	DANKS		EXAMINI	6176-3-1
(15) 410 4100		<i>•</i> •			
	Ϋ́,	25M1/0	919	the state of	PAPER NUMBER
SHOPIRO AND	SHAF'I NO		,	ARTUNISS, 1	
4 MA2 DA 407	8LVD., SIC.	1701			14
ARI INGTON VA	22200			DATE MAILED:	,
`			-		09719797
This is a communication fro	- the overvicer in ch	arge of your applicat	ion.		
This is a communication to COMMISSIONER OF PATE	INTS AND TRADEM	ARKS			
		NOTICE OF A	LLOWABILITY		
All claims being allowable, PRO				) in this application. If n	ot included herewith (or
All claims being allowable, PRO previously mailed), a Notice of	SECUTION ON IT Allowance and Issu	e Fee Due or other	appropriate commu	nication will be mailed in	due course.
Al claims being allowidels, room previously mailed), a Notice of X This communication is resp	ansive to Amer	Sunt of	7-16-97		*
X This communication is resp The allowed claim(s) is/are	1824-	69			
•		are accer	table.	· · ·	
The drawings filed on		hit under 26		D.	
Acknowledgement is made	a of a claim for forei	ign priority under at	t de de sumonte he	ve been	
Acknowledgement is made	ne of the CERTIF	PIED copies of the p	monty obcuments na		
received.	· .			· · · · ·	
	on No. (Series Code	e/Serial Number)			
received in this nation	nal stage application	n from the Internatio	onal Bureau (PCT Ru	le 17.2(a))	
					<u></u>
*Certified copies not receiv		mestic priority unde	r 35 U,S.C. § 119(	ə).	
Acknowledgement is man		ESPONSE to comp	ly with the requireme	nts noted below is set to	EXPIRE THREE MONTHS
A SHORTENED STATUTOR	of this Office actio	n. Failure to timely	comply will result in	ABANDONMENT OF THE	аррасакона шасточна
FROM THE "DATE MAILED" time may be obtained under	the provisions of 3,	/ CFH 1.130(a).		ATION, PTO-152, which	discloses that the oath or
Note the attached EXAM declaration is deficient.	INER'S AMENDME A SUBSTITUTE O/	ENT OF NOTICE OF ATH OR DECLARA	TION IS REQUIRED		•
deciaration is deticion.	NEW FORMAL DE	AWINGS	1		
Applicant MUST submit		a dealared by appli	cant to be informal.		
because the originally	/ filed drawings wei	e deciarou by appr	etent Drawing Revie	w, PTO-948, attached he	ereto or to Paper No.
including changes rec	juired by the Notice	Of Dranpersons +	Non Flad on 19	lure 1997	, which has been approved
including changes ready including changes ready including changes ready by the examiner.	quired by the propo	sed drawing correc			
-	muired by the sittac	hed Examiner's Arr	endment/Comment.		
including changes re	iquireu by the antic	n number (see 37	CFR 1.84(c)) should	i be written on the reve	rse side of the drawings. ratiperson.
Identifying Indicia such The drawings should b	he filed as a separa	ate paper with a tr	ansmittal letter add	ressed to the Official D	MATERIAL
		DEC111RE	MENT FOR THE PE	FOUL OF DREED	
(Note-this unit of this latter	should include. in i	the upper right hand	d corner, the APPLIC	ATION NUMBER (SERI	ES CODE/SERIAL NUMBER), If the NOTICE OF
		e and Issue Fee D	ue, the ISSUE BATC		,
ALLOWANCE should also	Ba Included.				7
Attachment(s)					). /
Notice of Reference	as Cited, PTO-8112		- (-)	_ /	har
X Information Disclos	ure Statement(s), F	-10-1449, Paper N	o(s)	1100	TERRELL W. FEARS
Notice of Draftsper	son's Patent Drawli	ng Review, PTO-94	8		PRIMARY EXAMINER
Notice of Informal	Patent Application,	PTO-152		U	GROUP 2500
Interview Summar					·
. Eveniner's Ameri	dment/Comment				
Examiner's Comm	ant Recording Rec	uirement for Depos	It of Biological Mater	ial	
	with chegositeling care	r Allowance			
Examiner's Stater	NBRI OF MOASUNS TO				-U.S. GPO: 1997-422-194/60002
		•			Q.0. QT V. 100, TAA 10,000 000

12 UNITED STATE Patent and Trademark Office NOTICE OF ALLOWANCE AND ISSUE FEE DUE 25Mi/0919 SHAPTRU AND SHAPIRO 1100 WILSON BLVD., SPE. 1701 ARLINGTON VA 22208  $\mathbb{N}$ 🖉 TOTAL CLAIMS EXAMINER AND GROUP ART UNIT APPLICATION NO. FILING DATE DATE MAILED 02/2//9 047 FARS 2511 09/19/97 <u>98/4</u>; SKRAKUS J. 10 211 294 UANK 21/2 Appl TITLE OF ELECTRACALEY HA BIJESPER CELL ALTERNA T NON-VALATILE NEW W1 FEE DUE SMALL ENTITY DATE DUE ATTY'S DOCKET NO CLASS-SUBCLASS BATCH NO. APPLN, TYPE UTILITY YEG \$645.90 12/19/97 365-189.010 R96 2 16178 THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THE ISSUE FEE MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING OATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>(THIS STATUTORY PERIOD CANNOT BE EXTENDED.</u> HOW TO RESPOND TO THIS NOTICE: I. Review the SMALL ENTITY status shown above. "If the SMALL ENTITY is shown as YES, verify your If the SMALL ENTITY is shown as NO: current SMALL ENTITY status: A. If the status is changed, pay twice the amount of the A. Pay FEE DUE shown above, or FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or B. If the status is the same, pay the FEE DUE shown B. File verified statement of Small Entity Status before, or with, above. payment of 1/2 the FEE DUE shown above. 11. Part B-Issue Fee Transmittel should be completed and returned to the Patent and Trademark Office (PTO) with your ISSUE FEE. Even if the ISSUE FEE has already been paid by charge to deposit account, Part B issue Fee Transmittel should be completed and returned. f you are charging the ISSUE FEE to your deposit account, section "4b" of Part B-issue Fee Transmittel should be completed and an extra copy of the form should be submitted. III. All communications regarding this application must give application number and batch number. Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary. IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due. PATENT AND TRADEMARK OFFICE COPY ough 06/30/19. (0651-0033) PTOL-85 (REV. 10-96) Approved for use If í

i			٢			· · · · ·
and the second se	PARTE		E TRANSM	ITTA 🚡		
Complete and mall this form, toga	Υ.	Box ISSUE Assistant C	FEE Commissione n, D.C. 2023	er for Patents	Upter	D.
APILICATION NO.	A notification of maintenance fees unless corrected below or directed dress; and/or (b) indicating a sep tote: Legitly mak-u) with any corrections BLAP IFRD FRL.VD STE: 170 A 22209 FILING DATE TO	will be mailed to lotherwise in Bic arate 'FEE ADI or use Block () 2EM1/091 1 1 5 15971 1	e issue ree the current ock 1, by (a) DRESS <sup>®</sup> for	I hereby certify that this lear the United States Postal St matin an envice address the date indicated below.	ansmitab. The Contin papers. Each addition ig, must have its own ficate of Mailing us Fee Transmittel is avice with sufficient p and to the Box Issue F	being deposited with
05/410.200	02/27/95 0.	GERALI				
Appleant TITLE OF FLECTTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL INVENTION						
ATTY'S DOCKET NO.	CLASS-SUBCLASS B.	ATCH NO.	APPLN. TYPE	SMALL ENTITY	FEE DUE	
2 16176-1-1	365-187.01	0 R96	บาน	ITY YEŞ	660.00	12/19/97
Change of correspondence address or indication of "Fee Address" (37 CFR 1.363).     2. For printing on the pateral front page, list     Use of PTO form(s) and Customer Number are recommended, but not required.     (1) the names of up to 3 angletered attorney or agent     (2)     (3)     (4)     (4)     (5)     (5)     (7)     (						
PLEASE NOTE: Unless an assin inclusion of assignee data is on the PTO or is being submitted u	INCE DATA TO BE PRINTED ON Th proof is identified below, no assigned by appropriate when un assignment he inder separate cover: Completion of TG USA Inc.	a haan omvidust	<ul> <li>automitted to</li> </ul>	of Patents and Tradem [1] Issue Fee [1] Advance Order - #	of Copies	ck payable to Commissioner

 Inclusion of assignable data is only expondent within the assignable and the Segmenta cover. Completion of this form is NOT a substitute for Bing an assignable.
 Image: Completion of this segmenta cover. Completion of this form is NOT a substitue for Bing an assignable.

 (N) NAME OF ASSIGNEE
 BTG USA Inc..

 (N) NAME OF ASSIGNEE
 BTG USA Inc..

 (B) RESIDENCE: (CITY & STATE OF COUNTRY)
 Gulph Mills, PA

 Please check the appropriate easignee category incleated below (will not be printed on the patient)
 Image: Completion or other private group entity

 Incluvidual
 B corporation or other private group entity
 Image: Downment

 (B) Incluvidual
 B corporation or other private group entity
 Image: Downment

 (Mithofized Signature)
 Monthly Signature)
 Monthly Signature
 Advance Order - # of Copies

 (Authofized Signature)
 Monthly Signature)
 Image: Completion or other private group entity
 Image: Completion entity

 (Date)
 Mit chell
 With the assignee or other park in Interest as should be accepted from anyona other than the applicant, a registered attorney or againt, or the accepted from anyona other the and trademark Office; Washington, D.C. 20231, DO NOT SEND FEES OR COMPLETED FORMS TO THIS
 Image: Co

ť

Page 171 of 235

## PETITIONER'S EXHIBIT 1002

A-8753 PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of: Gerald J. BANKS Serial No.: 08/410,200 Group Art Unit: 2511 Filed: February 27, 1995 Examiner: T. Fears For: ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL

Allowed: September 19, 1997

ł.

Batch No.: R96

TRANSMITTAL OF CORRECTED FORMAL DRAWINGS

Assistant Commissioner for Patents Washington, D.C. 20231

ATTENTION: Official Draftsperson

Sir:

Attached are four (4) sheets of formal drawings, corrected as required. The Commissioner is hereby authorized to charge any fees under 37 C.F.R. §§ 1.16 and 1.17 that may be required by this paper to Deposit Account No. 19-1510.

Respectfully submitted,

SHAPIRO AND SHAPIRO Attorneys for Applicant

MWS:slm

1100 Wilson Blvd. Suite 1701 Arlington, VA 22209 Tel: (703) 276-0700 November 26, 1997

W. Sh rutite BV: Mitchell W. Shapiro/ Reg. No. 31,568



10

5764571





Source

18

Page 173 of 235

1





Prior Art Figure 2

APPROVED O.G. FIG. BY CLASS SUBC:

į

Ý



Page 175 of 235

APPROVED	Q.G. 1			
BY	CLASS	SUBC: 201		
DRAFTSMAN	<u> </u>	· .	ļ	
				Ł



1

PETITIONER'S EXHIBIT 1002

Page 176 of 235

265-125

40 233

Ì

003

HUGHI. \* U14 90-299328/40 \*EP-390-404-A Sense amplifier determining logic state of cell - receives current during sensing with output latch switched into one state by comparison with reference current HUGHES MICROELTRN 29.03.89-GB-007045 (03.10.90) G11c-07/06 G11c-16/06
20.03.90 as 302995 (2059MN) (E) No-SR.Pub R(DE FR GB IT NL) The amplifier determines the logic state of a semiconductor memory cell eg. a noñ volatile memory whose logic state is written or read by Fowler Norcheim tunneling from the transistor floating gate. The memory cell consists of a transistor switch NN2) for receiving current during sensing from the memory cell (NV1) with a non volatile transistor (NV2) providing a reference current. A bistable latch is switched into one of its states depending on the result of the comparison and a feedback from the latch to the gate of the switch transistor to isolate the amplifier from the memory cell. ADVANTAGE - Is faster and less sensitive to bit line capacitance.

ADVANTAGE - Is faster and less sensitive to bit line capacitance. (4pp Dwg.No.1/1) U14-A7A N90-230218



© 1990 DERWENT PUBLICATIONS LTD. 128, Theobalds Road, London WC1X 8RP, England US Office: Derwent Inc., 1313 Dolley Madison Boulevard, Suite 303, McLean, VA22101, USA Unauthorised copying of this abstract not permitted.

Page 177 of 235

PTO UTILITY GRANT Paper Number\_15 The Commissioner of Patents and Trademarks Has received an application for a patent for a new and useful invention. The title and de-scription of the invention are enclosed. The The United requirements of law have been complied with, and it has been determined that a patent on the invention shall be granted under the law Therefore, this States United States Patent Grants to the person(s) having title to this patent the right to exclude others from makof America ing, using, offering for sale, or selling the invention throughout the United States of America or importing the invention into the United States of America for the term set forth below, subject to the payment of maintenance fees as provided by law. If this application was filed prior to June 8, 1995, the term of this patent is the longer of seventeen years from the date of grant of this patent or twenty years from the earliest effec-tive U.S. filing date of the application, subject to any statutory extension. If this application was filed on or after June 8, 1995, the term of this patent is twenty years 8, 1995, the term of this patent is twenty years from the U.S. filing date, subject to an statu-tory extension. If the application contains a specific reference to an earlier filed applica-tion or applications under 35 U.S.C. 120, 121 or 365(c), the term of the patent is twenty years from the date on which the application. from the date on which the earliest application was filed, subject to any statutory extension. Form PTG-1684 (Hav. 2/97)

(RIGHT INSIDE)





Page 180 of 235
Table of Contents

# MPI Family Report (Family Bibliographic and Legal Status)

In the MPI Family report, all publication stages are collapsed into a single record, based on identical application data. The bibliographic information displayed in the collapsed record is taken from the latest publication.

Report Created Date: 2009-01-13

Name of Report:

Number of Families: 1

Comments:

# **Table of Contents**

			BTG USA INC	US		26
	US5764571A	19980609	BIGOSTING	a Di luita per cell	 	
L.	03370437	11	volatile memory WI	ith N-bits per con		
	Electrically al	terable non-	foratric mentery			
	Digetter 1					



Family1

65 records in the family, collapsed to 44 records.

AT336069T 20060915

[ no drawing available]

1

(GER) SPEICHERVORRICHTUNG MIT PROGRAMMIERBARER NICHTFLUECHTIGER MULTIBITSPEICHERZELLE UND VORRICHTUNG UND VERFAHREN ZUM ABGRENZEN VON SPEICHERZUSTAENDEN DER ZELLE

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: AT 01126898 T

Filing Date: 19971211

Issue/Publication Date: 20060915

Abstract: NotAvailable

Priority Data: US 97591997 19971121 A;

IPC (International Class): G11C01606; G11C01604; G11C01602; G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

Legal Status:

Date 20070215	+/- (-)	Code RER	<b>Description</b> CEASED AS TO PARAGRAPH 5 LIT. 3 LAW INTRODUCING PATENT TREATIES
------------------	------------	-------------	--

#### AU5600998A 19990615

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for [ no drawing available] demarcating memory states of the cell Assignee: BTG USA INC Inventor(s): BANKS GERALD J Application No: AU 5600998 D Filing Date: 19971211 Issue/Publication Date: 19990615 Abstract: NotAvailable Priority Data: US 97591997 19971121 A X; US 9722809 19971211 W V; IPC (International Class): G11C01156 Legal Status: Description +/-Code



Date

MicroPatent Patent Index - an enhanced INPADOC database

20000803 (-) MK6

#### APPLICATION LAPSED SECTION 142(2)(F)/REG. 8.3(3) - PCT APPLIC. NOT ENTERING NATIONAL PHASE

bendes Čat

#### DE69736493D1 20060921

(GER) Speichervorrichtung mit programmierbarer nichtflucchtiger Multibitspeicherzelle und Vorrichtung und Verfahren zum Abgrenzen von Speicherzustaenden der Zelle

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: DE 69736493 A

Filing Date: 19971211

Issue/Publication Date: 20060921

Abstract: NotAvailable

Priority Data: US 97591997 19971121 A;

IPC (International Class): G11C01606; G11C01156; G11C01602; G11C01604

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

Legal Status: Date 20070621	+/- ()	<b>Code</b> 8327	Description CHANGE IN THE PERSON/NAME/ADDRESS OF THE PATENT OWNER New owner name: BTG INTERNATIONAL INC., WEST CONSHOHOCKEN, PA., US;
20070830	(+)	8364	NO OPPOSITION DURING TERM OF OPPOSITION

#### DE69736493T2 20070329

(GER) Speichervorrichtung mit programmierbarer nichtfluechtiger Multibitspeicherzelle und Vorrichtung und Verfahren zum Abgrenzen von Speicherzustaenden der Zelle

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: DE 69736493 T

Filing Date: 19971211

Issue/Publication Date: 20070329

Abstract: NotAvailable

Priority Data: US 97591997 19971121 A;

IPC (International Class): G11C01606; G11C01156; G11C01602; G11C01604

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4



MicroPatent Patent Index - an enhanced INPADOC database



Page 183 of 235

## Legal Status:

<b>Date</b> 20070621	+/-	<b>Code</b> 8327	
20070830	(+)	8364	

#### Description CHANGE IN THE PERSON/NAME/ADDRESS OF THE PATENT OWNER New owner name: BTG INTERNATIONAL INC., WEST CONSHOHOCKEN, PA., US; NO OPPOSITION DURING TERM OF OPPOSITION

#### EP1211692B1 20060809 EP1211692A3 20040331 EP1211692A2 20020605

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: EP 01126898 A

Filing Date: 19971211

Issue/Publication Date: 20060809



Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals are dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.

Priority Data: EP 97952391 19971211 A 3; US 97591997 19971121 A;

Related Application(s): 97952391.7 19971211 1032938 EP;

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D2; G11C01156D4

#### **Designated Countries:**

## ----Designated States: AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

**Publication Language: ENG** 

Filing Language: ENG

Agent(s): Andersson, Bjoern E. Awapatent AB, P.O. Box 5117, 200 71 Malmoe, SE SE

Legal Status:

Date	+/-	Code	Description
20060809	()	AC	DIVISIONAL APPLICATION (ART. 76) OF: Corresponding
	()		patent document: 1032938; Country code of corresponding patent
			document: EP; Kind code of corresponding patent document: P;



MicroPatent Patent Index - an enhanced INPADOC database

20060809	(+)	AK	DESIGNATED CONTRACTING STATES: Kind code of corresponding patent document: B1; List of designated states: AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE;
20060809	(·+`) .	AX	EXTENSION OF THE EUROPEAN TATLET V MK RO SI:
20060809	(-)	PG25	countries concerned with an event: AL DI EVENTION CED VIA LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): AT; :
20060809	(-)	PG25	Corresponding country code for FAS Code (In TA) LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): BE; : LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; Effective date:
20060809	(-)	PG25	20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH; : LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; Effective date:
20060809	) (-)	PG25	20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): FI; : LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF
2006080	9 (-)	PG25	PRESCRIBED TIME-LIMIT, Electro data announced via LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; : LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE
200608	09 ()	REG	REFERENCE TO A NATIONAL COLL CONTACT PROVIDE CONTACT PROVIDE TO A NATIONAL COLL CONTACT PROVIDENT OF THE CONTACT PROVIDENT OF THE COLL CONTACT PROVIDENT OF THE CONTACT PROVIDENT OF THE CONTACT PROVIDENT OF THE CONTACT PROVIDENT OF THE CONTACT PRO
200608	331 ()	REG	REFERENCE TO A NATIONAL CODE Consequences code for PRS Code (EP REG): CH; Corresponding EP Code 1 for
200609	906 ()	REG	REFERENCE TO A NATIONAL CODE Conceptor code for PRS Code (EP REG): IE; Corresponding EP Code 1 for
20060	921 ()	REF	CORRESPONDS TO: Corresponding patent document: DE; Publication Country code of corresponding patent document: 20060921; Kind code of
20061	1018 (+	) PGFP	corresponding patent document: P; POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE Corresponding country code for PRS Code (EP REG): GB; Payment date: 20061018; Year of fee payment: 10;



Page 185 of 235

# PETITIONER'S EXHIBIT 1002

20061031	(+)	PGFP	POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE Corresponding country code for PRS Code (EP REG): NL;
20061109	(-)	PG25	Payment date: 20061031; Year of fee payment: 10; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): DK; : LAPSE BECAUSE OF FAILURE TO SUBMIT A
20061109	(-)	PG25	TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE; : LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; Effective date:
20061117	(÷)	PGFP	20061109; POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE Corresponding country code for PRS Code (EP REG): FR;
20061120	(-)	PG25	Payment date: 20061117; Year of fee payment: 10; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): ES; :
			LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; Effective date: 20061120;
20061211	(-)	PG25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): IE; : LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES; Effective date: 20061211;
20061228	(+)	PGFP	POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE Corresponding country code for PRS Code (EP REG): DE;
20061231	(-)	PG25	Payment date: 20061228; Year of fee payment: 10; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): MC; : LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES; Effective date: 20061231;
20061231	(+)	PGFP	POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE Corresponding country code for PRS Code (EP REG): IT; Payment
20070109	(-)	PG25	date: 20061231; Year of fee payment: 10; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): PT; : LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; Effective date: 20070109;
20070215	()	REG	REFERENCE TO A NATIONAL CODE Corresponding country code for PRS Code (EP REG): CH; Corresponding EP Code 1 for PRS Code (EP REG): PL;



Page 186 of 235

20070228	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH;
20070228	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; Effective
20070228	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): FI; Effective
20070228	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE;
20070228	(-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH;
20070228	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; Effective
20070228	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): FI; Effective
20070228	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE;
20070321	(-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH;
20070321	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; Effective
20070321	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): FI; Effective
20070321	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE;
20070321	(-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): ES; Effective date: 20061120;



Page 187 of 235

20070321	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH; Effective date: 20060809;
20070321	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; Effective date: 20060809;
20070321	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): FI; Effective date: 20060809;
20070321	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE; Effective date: 20061109;
20070321	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): ES; Effective date: 20061120;
20070323	(+)	ET	FR: TRANSLATION FILED
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM, FROM NAT, OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): CH;
			Effective date: 20060809;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070550	(-)	20	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): LI; Effective date: 20060809;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): FI; Effective date: 20060809;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): SE;
			Effective date: 20061109;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
	()		POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): ES;
			Effective date: 20061120;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM, FROM NAT, OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): DK;
			Effective date: 20061109;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070050	$\mathbf{O}$	20	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): CH;
			Effective date: 20060809;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070550	$\mathbf{O}$		POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): LI; Effective
			date: 20060809;
			uan. 2000009,



20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): FI; Effective date: 20060809;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): SE;
			Effective date: 20061109;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM, FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): ES;
			Effective date: 20061120;
20070530	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): DK;
			Effective date: 20061109;
20070606	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): CH; Effective date: 20060809;
20070606	()	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070606	(-)	25	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): LI; Effective
			date: 20060809;
20070606	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070000	()	25	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): FI; Effective
			date: 20060809;
20070606	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): SE;
			Effective date: 20061109;
20070606	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): ES;
			Effective date: 20061120;
20070606	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): DK;
20070606	()	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070000	(-)	2.5	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): AT;
			Effective date: 20060809;
20070606	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070000	()		POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): SE;
			Effective date: 20061109;
20070606	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): FI; Effective
			date: 20060809;



Page 189 of 235

# PETITIONER'S EXHIBIT 1002

<u> </u>			
20070606	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; Effective
20070606	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH;
20070606	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): AT;
20070606	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): DK;
20070606	(-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): ES;
20070627	(-)	25	Corresponding country code for PAPE Effective date: 20061120; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH;
20070627	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; Effective
20070627	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): FI; Effective
20070627	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE;
20070627	r (-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): ES;
2007062	7 (-)	25	Effective date: 20061120; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): DK;
2007062	.7 (-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): AT;
2007062	27 (-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): PT; Effective date: 20070109;



Family Bibliographic an	d Legal Statu	<u></u>	
20070627	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): FI; Effective
20070627	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; Effective
20070627	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH;
20070627	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): PT;
20070627	(-)	25	Effective date: 20070109, LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): AT;
20070627	(-)	25	Effective date: 20060809, LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): DK;
20070627	(-)	25	Effective date: 20061105, LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): ES;
20070627	7 (-)	25	Effective date: 20061120; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE;
2007071	1 (-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): AT;
200707	11 (-)	25	Effective date: 20000009, LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): BE;
200707	-11 (-)	25	Effective date: 2006009, LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH;
20070	711 (-)	) 25	Effective date: 20060809, LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): DK;
20070	)711 (-	) 25	Effective date: 20061109; Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): ES; Effective date: 20061120;

 $\mathbf{O}$ 

Family Bibliographic a	nd Legal Sta	tus	
Family Βισίιοgraphic u	na Degar Bla	·····	
20070711	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
20070711	(-)	25	POSTGRANT INFORM. TROM INTO OLD REG): FI; Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): LI, Ellective
20070711	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): PT;
20070711	(-)	25	Effective date: 20070109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE;
20070711	(-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): AT;
20070711	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): BE;
20070711	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): CH;
20070711	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): DK;
20070711	(-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): ES;
20070711	(-)	25	Effective date: 20061120; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): FI; Effective
20070711	l (-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; Effective
2007071	1 (-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): PT;
2007071	1 (-)	25	Corresponding country code for FRS Code (EF REC), FA, Effective date: 20070109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE; Effective date: 20061109;

Page 192 of 235

20070719		201	
20070718 20070905	(+) ()	26N 25	NO OPPOSITION FILED Effective date: 20070510; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070905	(-)	23	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): AT;
			Effective date: 20060809;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070905	(-)	23	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): BE;
20070905	()	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070905	(-)	23	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): CH;
			Effective date: 20060809;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070905	$(\cdot)$	25	POSTGRANT INFORM, FROM NAT, OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): DK;
			Effective date: 20061109;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070905	$(\cdot)$	20	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): ES;
			Effective date: 20061120;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070903	(-)	20	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): FI; Effective
			date: 20060809;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070900	()	25	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): LI; Effective
			date: 20060809;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
	0		POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): PT;
			Effective date: 20070109;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): SE;
			Effective date: 20061109;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): IT; Effective
			date: 20060809;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): AT;
			Effective date: 20060809;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): BE;
			Effective date: 20060809;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): CH;
			Effective date: 20060809;



20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): DK; Effective date: 20061109;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070905	(-)	2.0	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): ES;
			Effective date: 20061120;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): FI; Effective
			date: 20060809;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): LI; Effective date: 20060809;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): PT;
			Effective date: 20070109;
20070905	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): SE;
20070005	()	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070905	(~)	23	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): IT; Effective
			date: 20060809;
20070912	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): AT;
			Effective date: 20060809;
20070912	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): BE;
20070912	(-)	25	Effective date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
200/0912	(-)	23	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): CH;
			Effective date: 20060809;
20070912	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): DK;
			Effective date: 20061109;
20070912	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
			POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): ES;
20070012	()	25	Effective date: 20061120; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA
20070912	(-)	25	POSTGRANT INFORM. FROM NAT. OFFICE TO EPO
			Corresponding country code for PRS Code (EP REG): FI; Effective
			date: 20060809;



20070912	(-)	25	LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LI; Effective
20070912	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): PT;
20070912	(-)	25	Effective date: 20070109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): SE;
20070912	(-)	25	Effective date: 20061109; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): IT; Effective
20070912	(-)	25	date: 20060809; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): MC;
20071107	(-)	R25	Effective date: 20061231; LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country code for PRS Code (EP REG): AT; Effective date: 20060809;
20071107	(-)	R25	LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country
20071107	(-)	R25	code for PRS Code (EP REG): BE; Effective date: 20060809; LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country code for PRS Code (EP REG): CH; Effective date: 20060809;
20071107	(-)	R25	Code for PRS Code (EP REG): CH; Effective date: 20000039, LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country code for PRS Code (EP REG): DK; Effective date: 20061109;
20071107	(-)	R25	LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country code for PRS Code (EP REG): ES; Effective date: 20061120;
20071107	(-)	R25	LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country code for PRS Code (EP REG): FI; Effective date: 20060809;
20071107	(-)	R25	LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country code for PRS Code (EP REG): LI; Effective date: 20060809;
20071107	(-)	R25	LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country code for PRS Code (EP REG): PT; Effective date: 20070109;
20071107	(-)	R25	LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country code for PRS Code (EP REG): SE; Effective date: 20061109;
20071107	(-)	R25	LAPSED IN A CONTRACTING STATE DURING THE OPPOSITION PERIOD (CORRECTION) Corresponding country code for PRS Code (EP REG): MC; Effective date: 20061231;
20080131	(+)	PGFP	POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE Corresponding country code for PRS Code (EP REG): NL; Payment date: 20071203; Year of fee payment: 11;



MicroPatent Patent Index - an enhanced INPADOC database

14

÷

y Bibliographic a	nd Legal Stat	us	
<i>y b b b b b b b b b b</i>			TO NATIONAL OFFICE
20080229	(+)	PGFP	POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE Corresponding country code for PRS Code (EP REG): IT; Payment date: 20071220; Year of fee payment: 11;
20080430	(-)	PG25	LAPSED IN A CONTRACTING STREET O EPO POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): GR; : LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FE WITHIN THE PRESCRIBED TIME-LIMIT; Effective date:
20080430	(÷)	PGFP	20061110; POSTGRANT: ANNUAL FEES PAID TO NATIONAL OFFICE Corresponding country code for PRS Code (EP REG): FR;
20080430	(+)	PGFP	POSTGRANT: ANNUAL FEES THE Ode (EP REG): GB; Corresponding country code for PRS Code (EP REG): GB;
20080530	(+)	PGFP	POSTGRANT: ANNUAL FEED THE OTHER (EP REG): DE; Corresponding country code for PRS Code (EP REG): DE;
20080731	(-)	PG25	Payment date: 20071206; Year of the payment, Try LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LU; : LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;
20080829	9 (-)	PG25	LAPSE BECAUSE OF NON-PAYMENT Effective date: 20061211; LAPSED IN A CONTRACTING STATE ANNOUNCED VIA POSTGRANT INFORM. FROM NAT. OFFICE TO EPO Corresponding country code for PRS Code (EP REG): LU; : LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES; Effective date: 20061211;

# EP1715490A1 20061025

(ENG) A non-volatile semiconductor memory
Assignee: BTG INTERNAT INC US
Inventor(s): BANKS GERALD J US
Application No: EP 06118606 A
Filing Date: 19971211
Issue/Publication Date: 20061025



Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals are dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the

MicroPatent Patent Index - an enhanced INPADOC database

Page 196 of 235

 ${f O}$ 

# PETITIONER'S EXHIBIT 1002

programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference sialnals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.

Priority Data: EP 01126898 19971211 A 3 Y; EP 97952391 19971211 A 3 Y; US 97591997 19971121 A Y;

1211692 20011112 Related Application(s): 01126898.4

IPC (International Class): G11C01606; G11C01156; G11C01602; G11C01604

00088803

ECLA (European Class): G11C01156; G11C01156; G11C01156

**Designated Countries:** 

Publication Language: ENG

Filing Language: ENG

Agent(s): Andersson, Bjoern E.

egal Status: Date 20061025	+/- ()	<b>Code</b> AC	<b>Description</b> DIVISIONAL APPLICATION (ART. 76) OF: Corresponding patent document: 1211692; Country code of corresponding patent document: EP; Kind code of corresponding patent document: P;
20061025	()	AC	DIVISIONAL APPLICATION (ART. 70) OF: Conceptual of patent patent document: 1032938; Country code of corresponding patent document: P;
20061025	(+-)	AK	document: EP; Kind code of corresponding partial DESIGNATED CONTRACTING STATES: Kind code of corresponding patent document: A1; List of designated states: AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR; EXTENSION OF THE EUROPEAN PATENT TO List of
20061025	(+)	AX	EXTENSION OF THE EUROPEAN THEAT ME WE WE countries concerned with an event: AL BA HR MK YU; REQUEST FOR EXAMINATION FILED Effective date:
20070606	(+)	17P	20070425; Effective date: 20070530;
20070627 20070704	(+) (+)	17Q AKX	FIRST EXAMINATION REPORT ELECTRON designated states: PAYMENT OF DESIGNATION FEES List of designated states: AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE; PAYMENT OF EXTENSION FEES List of extension states: AL;
20070704	(+)	AXX	PAYMENT OF EXTENSION FEES List of anter Payment date: 20070425; PAYMENT OF EXTENSION FEES List of extension states: MK;
20070704	(+)	AXX	PAYMENT OF EXTENSION TEEP 2007 Payment date: 20070425;

Awapatent AB, P.O. Box 5117 200 71 Malmoe

16

SE

#### EP1032938A1 20000906

(ENG) MEMORY APPARATUS INCLUDING PROGRAMMABLE NON-VOLATILE MULTI-BIT MEMORY CELL, AND APPARATUS AND METHOD FOR DEMARCATING MEMORY STATES OF THE CELL

Assignee: BTG INT INC US

Inventor(s): BANKS GERALD J US

Application No: EP 97952391 A

Filing Date: 19971211

Issue/Publication Date: 20000906

Abstract: (ENG) NotAvailable

#### Priority Data: US 9722809 19971211 W V; US 97591997 19971121 A X;

IPC (International Class): G11C01156

#### **Designated Countries:**

-----Designated States: AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Publication Language: ENG	
Filing Language: ENG	

ent(s): Wikl	und, Erik	00024531	AWAPATENT AB, Box 5117 200 71 Malmoe SE
gal Status:			
Date	+/	Code	Description
20000906	(+)	17P	REQUEST FOR EXAMINATION FILED Effective date: 20000620;
20000906	(+)	AK	DESIGNATED CONTRACTING STATES: Kind code of corresponding patent document: A1; List of designated states: AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE;
20020904	(+)	17Q	FIRST EXAMINATION REPORT Effective date: 20020719;
20030806	(-)	18D	DEEMED TO BE WITHDRAWN Effective date: 20030130;





#### JP3693915B2 20050914 JP3693915B2 20050914 JP2001524732T 20011204

NotAvailable

#### JP3735082B2 20060111 JP3735082B2 20060111 JP2003030995A 20030131

NotAvailable

Application No: JP 2002132946 A[ no drawing available]Filing Date: 20020508[ ssue/Publication Date: 20060111Abstract: NotAvailable[ mo drawing available]Priority Data: US 97591997 19971121 A;[ mo drawing available]IPC (International Class): G11C01156[ G11C01156D2; G11C01156D4]Legal Status: There is no Legal Status information available for this patent

 $\mathbf{O}$ 

MicroPatent Patent Index - an enhanced INPADOC database

#### US6584012B2 20030624 US2002186587A1 20021212

(ENG) Electrically alterable non-volatile memory with N-bits per cell

Assignce: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 16040202 A

Filing Date: 20020604

Issue/Publication Date: 20030624

Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal indicative of the programming status (e.g., the cell's bit line signal) is compared with a reference signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without actually reading the memory state of the cell.

Priority Data: US 16040202 20020604 A A; US 79404101 20010228 A A; US 49313800 20000128 A A; US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 01 01; 01 01; 01 01; 01 01; 01 01; 01 01; 01 01; 01 01; 01

IPC (International Class): G11C01156

**ECLA (European Class):** G11C01156; G11C01156; G11C01156

**US Class:** 36518503; 36518522

**Publication Language: ENG** 

Filing Language: ENG

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Le, Vu A.

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database

[ no drawing available]

## US6714455B2 20040330 US2002196661A1 20021226

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 18883502 A

Filing Date: 20020705

Issue/Publication Date: 20040330



- Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals may be dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.
- Priority Data: US 18883502 20020705 A A; US 89354501 20010629 A A; US 73393700 20001212 A A; US 49313900 20000128 A A; US 41131599 19991004 A A; US 97591997 19971121 A A; US 41020095 19950227 A A;

09/893545 20010629 6434050 US A GRANTED (PATENT) 09/733937 20001212 6353554 US A GRANTED (PATENT) 09/411315 19991004 6246613 US A Related Application(s): GRANTED (PATENT) 08/975919 19971121 6002614 US A GRANTED (PATENT); 09/493139 20000128 ABANDONED; 08/410200 19950227 5764571 US A GRANTED (PATENT)

**1PC (International Class):** G11C01606

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518522; 36518524; 36518529

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Elms, Richard

Examiner Assistant: Nguyen, Hien

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database

## US6104640A 20000815

(ENG) Electrically alterable non-violatile memory with N-bits per cell Assignee: BTG INTERNATIONAL INC US Inventor(s): BANKS GERALD J US

Application No: US 19520198 A

Filing Date: 19981118

Issue/Publication Date: 20000815



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal indicative of the programming status (e.g., the cell's bit line signal) is compared with a reference signal corresponding to the selected state but having a value different from the reference value or values bounding the memory state of the cell.

Priority Data: US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 08/911731 19970815 US PENDING; 08/410200 19950227 US PENDING; 08/071816 19930604 US PENDING; 07/652878 19910208 US PENDING

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518501; 365168; 36518905; 36518915; 36518916; 36523001; 36523312

Publication Language: ENG

Filing Language: ENG

Agent(s): Vorys, Sater, Seymour and Pease LLP

Examiner Primary: Fears, Terrell W.

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database



Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals are dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory

Priority Data: US 31174899 19990514 A I; US 97591997 19971121 A R; US 41020095 19950227 A R; US 7181693 19930604 A R; US 65287891 19910208 A R;

08/975919 19971121 PENDING 08/071816 19930604 5394362 GRANTED; 07/652878 19910208 5218569 GRANTED; 08/410200 19950227 5764571 GRANTED Related Application(s):

IPC (International Class): G11C01300

ECLA (European Class): G11C01156D2; G11C01156D4; G11C01156D

US Class: 36518503; 365168

Agent(s): Vorys, Sater, Seymour and Pease LLP

Examiner Primary: Fears, Terrell W.

Legal Status: There is no Legal Status information available for this patent





Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals are dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory

Priority Data: US 31174999 19990514 A I; US 97591997 19971121 A R; US 41020095 19950227 A R; US

7181693 19930604 A R; US 65287891 19910208 A R;

Related Application(s): 08/975919 19971121 PENDING 08/071816 19930604 5394362 GRANTED; 07/652878 19910208 5218569 GRANTED; 08/410200 19950227 5764571 GRANTED

IPC (International Class): G11C01300

ECLA (European Class): G11C01156D2; G11C01156D4; G11C01156D

US Class: 36518503; 365168

Agent(s): Vorys, Sater, Seymourr and Pease LLP

Examiner Primary: Fears, Terrell W.

Legal Status: There is no Legal Status information available for this patent





- Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals are dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.
- Priority Data: US 31175099 19990514 A R; US 97591997 19971121 A R; US 41020095 19950227 A R; US 7181693 19930604 A R; US 65287891 19910208 A R; US 19520198 19981118 A R; US 91173197 19970815 A R;

Related Application(s): 08/975919 19971121 6002614 GRANTED 08/071816 19930604 5394362 GRANTED 08/911731 19970815 5872735 GRANTED 08/410200 19950227 5764571 GRANTED; 911731 19970815; 07/652878 19910208 5218569 GRANTED 09/195201 19981118 PENDING; 08/410200 19950227 5764571 GRANTED

IPC (International Class): G11C01300

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518503; 365168

Agent(s): Vorys, Sater, Seymour and Pease LLP

Examiner Primary: Fears, Terrell W.

**US Post Issuance:** 

--US Certificate of Correction: 20020827 20020917 a Certificate of Correction was issued for this patent

Legal Status:

Date	+/-	
20020827		

**Description** CERTIFICATE OF CORRECTION



MicroPatent Patent Index - an enhanced INPADOC database

Code

CC

#### US7286414B2 20071023 US2006193180A1 20060831

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 40714806 A

**Filing Date: 20060420** 

Issue/Publication Date: 20071023



- Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals may be dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.
- Priority Data: US 40714806 20060420 A N; US 94419404 20040920 A 3 Y; US 74289003 20031223 A 3 Y; US 18883502 20020705 A 3 Y; US 89354501 20010629 A 3 Y; US 73393700 20001212 A 3 Y; US 49313900 20000128 A B Y; US 41131599 19991004 A 3 Y; US 97591997 19971121 A 3 Y; US 41020095 19950227 A 2 Y;
- Related Application(s): 11/407148 20060420 20060193180 20060831 US; 10/944194 20040920 7068542 US; 10/742890 20031223 7006384 US; 10/188835 20020705 6714455 US; 09/893545 20010629 6434050 US; 09/733937 20001212 6353554 US; 09/411315 19991004 6246613 US; 08/975919 19971121 6002614 US; 09/493139 20000128 US ABANDONED; 08/410200 19950227 5764571 US

IPC (International Class): G11C01604

ECLA (European Class): G11C01156D4; G11C01156D2; G11C01628; G11C01630; G11C01634V4

US Class: 36518529; 3651852; 36518522

Publication Language: ENG

Filing Language: ENG

Agent(s): Miles & Stockbridge PC

Examiner Primary: Nguyen, Tuan T.

Examiner Assistant: Nguyen, Hien N

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database



Abstract: (ENG) An electrically alterable, non-volatile multi-bit memory cell has Kn predetermined memory states (Kn>2), where K is a base of a predetermined number system and n is a number of bits stored per cell. Programming of the cell is verified by selecting a reference signal corresponding to the information to be stored and comparing a signal of the cell with the selected reference signal. Priority Data: US 41020095 19950227 A I; US 7181693 19930604 A I; US 65287891 19910208 A R;

Related Application(s): 01 01; 01 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D2; G11C01156D4; G11C01156D

US Class: 36518907; 365168; 365201; 365205; 365207

**Publication Language: ENG** 

Filing Language: ENG

Agent(s): Shapiro and Shapiro Examiner Primary: Fears, Terrell W.

Assignments Reported to USPTO: Reel/Frame: 08382/0105 Date Signed: 19970213 Date Recorded: 19970303 Assignce: BTG USA INC. 2200 RENAISSANCE BLVD. GULPH MILLS PENNSYLVANIA 19406

Corres. Addr: BTG USA INC. JOEL F. SPIVAK PATENT DEPARTMENT 2200 RENAISSANCE BLVD. Brief: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Reel/Frame: 09350/0610 Date Signed: 19951010 Date Recorded: 19980728 Assignee: BTG INTERNATIONAL INC. 2200 RENAISSANCE BOULEVARD GULPH MILLS PENNSYLVANIA 19406

Assignor: BRITISH TECHNOLOGY GROUP USA INC.; BTG USA INC. Corres. Addr: BTG INTERNATIONAL INC. JOEL F. SPIVAK 2200 RENAISSANCE BOULEVARD

GULPH MILLS, PA 19406 Brief: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).



MicroPatent Patent Index - an enhanced INPADOC database

Legal Status: Date 19970303	+/- ()	Code AS02	<b>Description</b> ASSIGNMENT OF ASSIGNOR'S INTEREST New owner name: BTG USA INC. 2200 RENAISSANCE BLVD. GULPH MILLS, P;
19970303	()	AS02	Effective date: 19970213; ASSIGNMENT OF ASSIGNOR'S INTEREST New owner name: BANKS, GERALD J.; Effective date: 19970213;

# US6246613B1 20010612

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 41131599 A

Filing Date: 19991004

Issue/Publication Date: 20010612



Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals are dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.

Priority Data: US 41131599 19991004 A A; US 97591997 19971121 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 01 01; 01 01; 01 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518915; 36518522

Publication Language: ENG

Filing Language: ENG

Agent(s): Vorys, Sater, Seymour and Pease LLP

Examiner Primary: Fears, Terrell W.

**US Post Issuance:** 

--US Certificate of Correction: 20020611



MicroPatent Patent Index - an enhanced INPADOC database

#### Legal Status:

 Date
 +/ Code

 20020611
 ( )
 CC

**Description** CERTIFICATE OF CORRECTION

#### US6724656B2 20040420 US2003202378A1 20031030

(ENG) Electrically alterable non-volatile memory with n-bits per cell

Assignce: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 42873203 A

Filing Date: 20030505

Issue/Publication Date: 20040420



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell can be performed without actually reading the memory state of the cell during the programming operation. A plurality of the memory cells are preferably arranged in a matrix of rows and columns disposed substantially in a rectangle, with a plurality of word lines coupled with memory gate electrodes intersecting a first side of the rectangle substantially perpendicularly, a plurality of bit lines coupled with memory drain-source current paths intersecting a second side of the rectangle substantially perpendicularly (the second side also substantially perpendicularly intersecting the first side), a row select circuit being disposed at the first side for coupling with the word lines, and peripheral circuitry including a column select circuit and a sense circuit being disposed at the second side.

Priority Data: US 42873203 20030505 A A; US 16040202 20020604 A A; US 79404101 20010228 A A; US 49313800 20000128 A A; US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

 Related Application(s):
 10/160402 20020604 6584012 US A GRANTED (PATENT) 09/794041 20010228

 6404675 US A GRANTED (PATENT) 09/493138 20000128 6243321 US A
 GRANTED (PATENT) 09/195201 19981118 6104640 US A GRANTED (PATENT)

 08/911731 19970815 5872735 US A GRANTED (PATENT) 
 RDA division>

 08/410200 19950227 5764571 US A GRANTED (PATENT) 08/071816 19930604
 5394362 US A GRANTED (PATENT); 07/652878 19910208 5218569 US A

 GRANTED (PATENT)
 RANTED (PATENT); 07/652878 19910208 5218569 US A

IPC (International Class): G11C01604

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518501; 36518503

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Le, Vu Anh

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database

# US2006221687A1 20061005

(ENG) Electrically alterable non-volatile memory with n-bits per cell

Assignee: BTG INTERNAT INC

Inventor(s): BANKS GERALD J US

Application No: US 44622206 A

Filing Date: 20060605

Issue/Publication Date: 20061005



29

Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell can be performed without actually reading the memory state of the cell during the programming operation. A plurality of the memory cells are preferably arranged in a matrix of rows and columns disposed substantially in a rectangle, with a plurality of word lines coupled with memory gate electrodes intersecting a first side of the rectangle substantially perpendicularly, a plurality of bit lines coupled with memory drain-source current paths intersecting a second side of the rectangle substantially perpendicularly (the second side also substantially perpendicularly intersecting the first side), a row select circuit being disposed at the first side for coupling with the word lines, and peripheral circuitry including a column select circuit and a sense circuit being disposed at the second side.

Priority Data: US 7181693 19930604 A 3; US 16040202 20020604 A 3; US 19520198 19981118 A 3; US 41020095 19950227 A 3; US 42873203 20030505 A 3; US 44622206 20060605 A; US 49313800 20000128 A 3; US 65287891 19910208 A 1; US 79404101 20010228 A 3; US 80828604 20040325 A 3; US 91173197 19970815 A 3;

11/446222 20060605 10/808286 20040325 7075825 US GRANTED 10/808286 20040325 10/428732 20030505 6724656 US GRANTED 10/428732 20030505 Related Application(s): 10/160402 20020604 6584012 US GRANTED 10/160402 20020604 09/794041 20010228 6404675 US GRANTED 09/794041 20010228 09/493138 20000128 6243321 US GRANTED 09/493138 20000128 09/195201 19981118 6104640 US GRANTED 09/195201 19981118 08/911731 19970815 5872735 US GRANTED 08/911731 19970815 08/410200 19950227 5764571 US GRANTED 08/410200 19950227 08/071816 19930604 5394362 US GRANTED; 08/071816 19930604 07/652878 19910208 5218569 US GRANTED

IPC (International Class): G11C01604

ECLA (European Class): G11C01156D2; G11C01156D4; G11C01612; G11C01634V4

US Class: 36518503

Publication Language: ENG

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database

#### US6243321B1 20010605

(ENG) Electrically alterable non-volatile memory with n-bits per cell

Assignee: BTG INT INC

Inventor(s): BANKS GERALD J US

Application No: US 49313800 A

Filing Date: 20000128

Issue/Publication Date: 20010605



- Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal indicative of the programming status (e.g., the cell's bit line signal) is compared with a reference signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without actually reading the memory state of the cell.
- Priority Data: US 49313800 20000128 A A; US 19520199 19991118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 01 01; 01 01; 01 01; 01 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518521; 36518524; 36518529; 36518915; 365207; 365218; 36523311; 36523317

Publication Language: ENG

Filing Language: ENG

Examiner Primary: Fears, Terrell W.

**US Post Issuance:** 

--US Certificate of Correction: 20020723

Legal Status:

al Otacus.		
Date	+/-	
20020723	()	

**Description** CERTIFICATE OF CORRECTION



MicroPatent Patent Index - an enhanced INPADOC database

Code

CC

### US6343034B2 20020129 US2001019500A1 20010906

(ENG) Electrically alterable non-volatile memory with n-bits per

cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 49314000 A

Filing Date: 20000128

Issue/Publication Date: 20020129

Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal indicative of the programming status (e.g., the cell's bit line signal) is compared with a reference signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without reading out the cell.

Priority Data: US 49314000 20000128 A A; US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

01:01 01**Related Application(s):** 01 01; 01 01; 01 01; 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518915; 36523002

**Publication Language: ENG** 

Filing Language: ENG

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Fears, Terrell W.

**US Post Issuance:** 

--US Certificate of Correction: 20020528

+/-

()

Legal Status: Date 20020528

Description CERTIFICATE OF CORRECTION



MicroPatent Patent Index - an enhanced INPADOC database

Code

CC

31

[ no drawing available]

## US6356486B1 20020312

(ENG) Electrically alterable non-volatile memory with n-bits per cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 58696700 A

Filing Date: 20000605

Issue/Publication Date: 20020312



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signals which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without actually reading the memory state or the cell.

Priority Data: US 58696700 20000605 A A; US 49313800 20000128 A A; US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 01 01; 01 01; 01 01; 01 01; 01 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518915; 365045; 3651851; 3651852; 36518905; 36518916; 3652101; 36521012; 365218; 36523311

Publication Language: ENG

Filing Language: ENG

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Fears, Terrell W.

Legal Status: There is no Legal Status information available for this patent



Page 213 of 235

# US5218569A 19930608

(ENG) Electrically alterable non-volatile memory with n-bits per

memory cell

Assignee: BANKS GERALD J US

Inventor(s): BANKS GERALD J US

Application No: US 65287891 A

Filing Date: 19910208

Issue/Publication Date: 19930608

Abstract: (ENG) The bit storage density of an Electrically Alterable Non- Volatile Memory (EANVM) cell is

improved by increasing the number of bits that are stored on an individual memory cell, without increasing the size and complexity of the memory cell, by allowing a non-volatile memory cell to assume 2 n discrete memory states. A multi-bit memory cell uses a floating gate FET which is electrically programmed to 2 n different thresholds. The 2 n different conductivity states of the FET are provided as information storage states for the cell.

Priority Data: US 65287891 19910208 A I;

IPC (International Class): G11C01300

ECLA (European Class): G11C01156D2; G11C01156D4; G11C01156D

US Class: 36518521; 365045; 36518519; 3651852; 36518522; 36518529; 365186

Examiner Primary: Fears, Terrell W.

Assignments Reported to USPTO: Reel/Frame: 08382/0105 Date Signed: 19970213 Date Recorded: 19970303 Assignee: BTG USA INC. 2200 RENAISSANCE BLVD. GULPH MILLS PENNSYLVANIA 19406

Assignor: BANKS, GERALD J.

Corres. Addr: BTG USA INC. JOEL F. SPIVAK PATENT DEPARTMENT 2200 RENAISSANCE BLVD. Brief: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Recl/Frame: 09350/0610 Date Signed: 19951010 Date Recorded: 19980728 Assignee: BTG INTERNATIONAL INC. 2200 RENAISSANCE BOULEVARD GULPH MILLS PENNSYLVANIA 19406

Assignor: BRITISH TECHNOLOGY GROUP USA INC.; BTG USA INC.

Corres. Addr: BTG INTERNATIONAL INC. JOEL F. SPIVAK 2200 RENAISSANCE BOULEVARD GULPH MILLS, PA 19406 Brief: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).

Legal Status: Date 19970303	+/-	Code AS02	Description ASSIGNMENT OF ASSIGNOR'S INTEREST New owner name: BTG USA INC. 2200 RENAISSANCE BLVD. GULPH MILLS, P;
19970303		AS02	Effective date: 19970213; ASSIGNMENT OF ASSIGNOR'S INTEREST New owner name: BANKS, GERALD J.; Effective date: 19970213;



MicroPatent Patent Index - an enhanced INPADOC database

33

[ no drawing available]

# US5394362A 19950228

(ENG) Electrically alterable non-voltatile memory with N-bits per memory cell

Assignee: BANKS; GERALD J. US

Inventor(s): BANKS GERALD J US

Application No: US 7181693 A

Filing Date: 19930604

Issue/Publication Date: 19950228

Abstract: (ENG) The bit storage density of an Electrically Alterable Non- Volatile Memory (EANVM) cell is improved by increasing the number of bits that are stored on an individual memory cell, without increasing the size and complexity of the memory cell, by allowing a non-volatile memory cell to assume 2 n discrete memory states. A multi-bit memory cell uses a floating gate FET which is electrically programmed to 2 n different thresholds. The 2 n different conductivity states of the FET are provided as information storage states for the cell.

Priority Data: US 7181693 19930604 A R; US 65287891 19910208 A R;

GRANTED Related Application(s): 07/652878 19910208 5218569

IPC (International Class): G11C01140

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518503; 36518519; 3651852; 36518522; 36518524; 36518528; 36518533

Agent(s): Townsend and Townsend Khourie and Crew

Examiner Primary: Fears, Terrell W.

Assignments Reported to USPTO:

Reel/Frame: 08382/0105 Date Signed: 19970213 Date Recorded: 19970303 Assignee: BTG USA INC. 2200 RENAISSANCE BLVD. GULPH MILLS PENNSYLVANIA 19406

Assignor: BANKS, GERALD J.

+/-

Corres. Addr: BTG USA INC. JOEL F. SPIVAK PATENT DEPARTMENT 2200 RENAISSANCE BLVD. GULPH MILLS, PA 19406 Brief: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Reel/Frame: 09350/0610 Date Signed: 19951010 Date Recorded: 19980728 Assignee: BTG INTERNATIONAL INC. 2200 RENAISSANCE BOULEVARD GULPH MILLS PENNSYLVANIA 19406

Assignor: BRITISH TECHNOLOGY GROUP USA INC.; BTG USA INC.

Corres. Addr: BTG INTERNATIONAL INC. JOEL F. SPIVAK 2200 RENAISSANCE BOULEVARD GULPH MILLS, PA 19406 Brief: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).

Code

AS02

Legal Status: Date 19970303

Description ASSIGNMENT OF ASSIGNOR'S INTEREST New owner name: BTG USA INC. 2200 RENAISSANCE BLVD. GULPH MILLS, P; Effective date: 19970213;



MicroPatent Patent Index - an enhanced INPADOC database

[ no drawing available]

Emaily	Bibliog	raphic	and	Legal	Status	

19970303

AS02

ASSIGNMENT OF ASSIGNOR'S INTEREST New owner name: BANKS, GERALD J.; Effective date: 19970213;

[ no drawing available]

# US2002034097A1 20020321 US6353554B1 20020305

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignee: BANKS GERALD J. US

Inventor(s): BANKS GERALD J US

Application No: US 73393700 A

Filing Date: 20001212

Issue/Publication Date: 20020321

Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals are dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.

Priority Data: US 73393700 20001212 A A; US 49313900 20000128 A A; US 41131599 19991004 A A; US 97591997 19971121 A A; US 41020095 19950227 A A;

Related Application(s): 09/411315 19991004 6246613 US GRANTED 08/975919 19971121 6002614 US GRANTED; 09/493139 20000128; 08/410200 19950227 5764571 US GRANTED

IPC (International Class): G11C01134

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518503

Legal Status: There is no Legal Status information available for this patent



Page 216 of 235
## US7006384B2 20060228 US2004136237A1 20040715

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 74289003 A

Filing Date: 20031223

## Issue/Publication Date: 20060228



Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals may be dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.

Priority Data: US 18883502 20020705 A 3; US 41020095 19950227 A 2; US 41131599 19991004 A 3; US 49313900 20000128 A B; US 73393700 20001212 A 3; US 74289003 20031223 A; US 89354501 20010629 A 3; US 97591997 19971121 A 3;

Related Application(s): 10/742890 10/188835 20020705 6714455 US A 10/188835 09/893545 20010629 6434050 US A 09/893545 09/733937 20001212 6353554 US A 09/493139 09/411315 19991004 6246613 US A 09/411315 08/975919 19971121 6002614 US A; 09/733937 09/493139 20000128 ABANDONED; 08/975919 08/410200 19950227 5764571 US A

IPC (International Class): G11C01604; G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518529; 3651852; 36518522

Publication Language: ENG

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Phung, Anh

Examiner Assistant: Nguyen, Hien

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database

Page 217 of 235

#### US6327189B2 20011204 US2001008489A1 20010719

(ENG) Electrically alterable non-volatile memory with n-bits per cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 79403101 A

Filing Date: 20010228

Issue/Publication Date: 20011204



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal indicative of the programming status (e.g., the cell's bit line signal) is compared with a reference signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without actually reading the memory state of the cell.

Priority Data: US 79403101 20010228 A A; US 49313800 20000128 A A; US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 01 01; 01 01; 01 01; 01 01; 01 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518518; 36518914; 365218

Publication Language: ENG

Filing Language: ENG

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Fears, Terrell W.

US Post Issuance:

--US Certificate of Correction: 20020416

Legal Status: Date

Date	+/-	Code	Description
20020416	0	CC	CERTIFICATE OF CORRECTION



MicroPatent Patent Index - an enhanced INPADOC database

## US6324121B2 20011127 US2001006477A1 20010705

(ENG) Electrically alterable non-volatile memory with n-bits per cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 79403201 A

Filing Date: 20010228

Issue/Publication Date: 20011127



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a first increment and the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without actually reading the memory state of the cell.

Priority Data: US 79403201 20010228 A A; US 49313800 20000128 A A; US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 01 01; 01 01; 01 01; 01 01; 01 01; 01 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36523314; 36518914; 365218

Publication Language: ENG

Filing Language: ENG

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Fears, Terrell W.

Legal Status: There is no Legal Status information available for this patent



## US6404675B2 20020611 US2001006478A1 20010705

(ENG) Electrically alterable non-volatile memory with n-bits per cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 79404101 A

Filing Date: 20010228

Issue/Publication Date: 20020611



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal indicative of the programming status (e.g., the cell's bit line signal) is compared with a reference signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without actually reading the memory state of the cell.

Priority Data: US 79404101 20010228 A A; US 49313800 20000128 A A; US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 07/652878 19910208 5218569 US A GRANTED (PATENT)

IPC (International Class): G11C01604

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518503; 365168; 36518522

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Le, Vu A.

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database

Page 220 of 235

## US6344998B2 20020205 US2001040824A1 20011115

(ENG) Electrically alterable non-volatile memory with N-Bits per cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 79404201 A

Filing Date: 20010228

Issue/Publication Date: 20020205



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal indicative of the programming status (e.g., the cell's bit line signal) is compared with a reference signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without actually reading the memory state of the cell.

Priority Data: US 79404201 20010228 A A; US 49313800 20000128 A A; US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 01 01; 01 01; 01 01; 01 01; 01 01; 01 01; 01

IPC (International Class): G11C01156

**ECLA (European Class):** G11C01156D; G11C01156D2; G11C01156D4

US Class: 3651852; 36518522; 36518529; 36518907; 36518915; 365205; 365218; 36523001; 36523311; 36523317

Publication Language: ENG

Filing Language: ENG

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Fears, Terrell W.

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database

## US6339545B2 20020115 US2001033512A1 20011025

(ENG) Electrically alterable non-volatile memory with n-bits per cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 79404301 A

Filing Date: 20010228

Issue/Publication Date: 20020115



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without actually reading the memory state of the cell.

Priority Data: US 79404301 20010228 A A; US 49313800 20000128 A A; US 19520198 19981118 A A; US 91173197 19970815 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

Related Application(s): 07/652878 19910208 5218569 US A GRANTED (PATENT)

IPC (International Class): G11C01300

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518503; 365201; 365207

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Fears, Terrell W.

Legal Status: There is no Legal Status information available for this patent



## US6870763B2 20050322 US2004242009A1 20041202

(ENG) Electrically alterable non-volatile memory with n-bits per cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 80828404 A

Filing Date: 20040325

# Issue/Publication Date: 20050322



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell can be performed without actually reading the memory state of the cell during the programming operation. A plurality of the memory cells are preferably arranged in a matrix of rows and columns disposed substantially in a rectangle, with a plurality of word lines coupled with memory gate electrodes intersecting a first side of the rectangle substantially perpendicularly, a plurality of bit lines coupled with memory drain-source current paths intersecting a second side of the rectangle substantially perpendicularly (the second side also substantially perpendicularly intersecting the first side), a row select circuit being disposed at the first side for coupling with the word lines, and peripheral circuitry including a column select circuit and a sense circuit being disposed at the second side.

Priority Data: US 7181693 19930604 A 3; US 16040202 20020604 A 3; US 19520198 19981118 A 3; US 41020095 19950227 A 3; US 42873203 20030505 A 3; US 49313800 20000128 A 3; US 65287891 19910208 A 1; US 79404101 20010228 A 3; US 80828404 20040325 A Z; US 91173197 19970815 A 3;

Related Application(s): 10/428732 20030505 6724656 US A GRANTED (PATENT) 10/160402 20020604 6584012 US A GRANTED (PATENT) 09/794041 20010228 6404675 US A GRANTED (PATENT) 09/493138 20000128 6243321 US A GRANTED (PATENT) 09/195201 19981118 6104640 US A GRANTED (PATENT) 08/911731 19970815 5872735 US A GRANTED (PATENT) 08/410200 19950227 5764571 US A GRANTED (PATENT) 08/071816 19930604 5394362 US A GRANTED (PATENT); 07/652878 19910208 5218569 US A GRANTED (PATENT)

IPC (International Class): G11C01604

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518501; 36518503

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Le, Vu A.

Legal Status: There is no Legal Status information available for this patent





- Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell can be performed without actually reading the memory state of the cell during the programming operation. A plurality of the memory cells are preferably arranged in a matrix of rows and columns disposed substantially in a rectangle, with a plurality of word lines coupled with memory gate electrodes intersecting a first side of the rectangle substantially perpendicularly, a plurality of bit lines coupled with memory drain-source current paths intersecting a second side of the rectangle substantially perpendicularly intersecting the first side), a row select circuit being disposed at the first side for coupling with the word lines, and peripheral circuitry including a column select circuit and a sense circuit being disposed at the second side.
- Priority Data: US 7181693 19930604 A 3; US 16040202 20020604 A 3; US 19520198 19981118 A 3; US 41020095 19950227 A 3; US 42873203 20030505 A 3; US 49313800 20000128 A 3; US 65287891 19910208 A 1; US 79404101 20010228 A 3; US 80828604 20040325 A; US 91173197 19970815 A 3;
- Related Application(s):
   10/808286 10/428732 20030505 6724656 US A 10/428732 10/160402 20020604

   6584012 US A 10/160402 09/794041 20010228 6404675 US A 09/794041 09/493138
   20000128 6243321 US A 09/493138 09/195201 19981118 6104640 US A 09/195201

   08/911731 19970815 5872735 US A 08/911731 08/410200 19950227 5764571 US A
   08/410200 08/071816 19930604 5394362 US A; 08/071816 07/652878 19910208

   5218569 US A

IPC (International Class): G11C00700; G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518519; 36518503

Publication Language: ENG

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Le, Vu A.

Legal Status: There is no Legal Status information available for this patent



MicroPatent Patent Index - an enhanced INPADOC database

#### US2008219049A1 20080911

(ENG) ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL

Assignee: BANKS GERALD J

Inventor(s): BANKS GERALD J US

Application No: US 86153007 A

Filing Date: 20070926

## Issue/Publication Date: 20080911



44

- Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than two memory states that can be programmed selectively. Programming of the cell can be performed without actually reading the memory state of the cell during the programming operation. A plurality of the memory cells are preferably arranged in a matrix of rows and columns disposed substantially in a rectangle, with a plurality of word lines coupled with memory gate electrodes intersecting a first side of the rectangle substantially perpendicularly, a plurality of bit lines coupled with memory drain-source current paths intersecting a second side of the rectangle substantially perpendicularly intersecting the first side), a row select circuit being disposed at the first side for coupling with the word lines, and peripheral circuitry including a column select circuit and a sense circuit being disposed at the second side.
- Priority Data:
   US 86153007 20070926 A N; US 44622206 20060605 A B N; US 80828604 20040325 A 3 N; US 42873203 20030505 A 3 N; US 16040202 20020604 A 3 N; US 79404101 20010228 A 3 N; US 49313800 20000128 A 3 N; US 19520198 19981118 A 3 N; US 91173197 19970815 A 3 N; US 41020095 19950227 A 3 N; US 7181693 19930604 A 3 N; US 65287891 19910208 A 1 Y;
- Related Application(s):
   11/446222 20060605 US ABANDONED; 10/808286 20040325 7075825 US;

   10/428732 20030505 6724656 US; 10/160402 20020604 6584012 US; 09/794041

   20010228 6404675 US; 09/493138 20000128 6243321 US; 09/195201 19981118

   6104640 US; 08/911731 19970815 5872735 US; 08/410200 19950227 5764571 US;

   08/071816 19930604 5394362 US; 07/652878 19910208 5218569 US

IPC (International Class): G11C01604; G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518503

Publication Language: ENG

Filing Language: ENG

Legal Status: There is no Legal Status information available for this patent



#### US2008239829A1 20081002

(ENG) MEMORY APPARATUS INCLUDING PROGRAMMABLE NON-VOLATILE MULTI-BIT MEMORY CELL, AND APPARATUS AND METHOD FOR DEMARCATING MEMORY STATES OF THE CELL

Assignee: BANKS GERALD J

Inventor(s): BANKS GERALD J US

Application No: US 87668307 A

**Filing Date: 20071022** 

Issue/Publication Date: 20081002



45

- Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals may be dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.
- Priority Data: US 87668307 20071022 A N; US 40714806 20060420 A 1 N; US 94419404 20040920 A 3 Y; US 74289003 20031223 A 3 Y; US 18883502 20020705 A 3 Y; US 89354501 20010629 A 3 Y; US 73393700 20001212 A 3 Y; US 49313900 20000128 A B Y; US 41131599 19991004 A 3 Y; US 97591997 19971121 A 3 Y; US 41020095 19950227 A 2 Y;
- Related Application(s):
   11/407148 20060420 7286414 US; 10/944194 20040920 7068542 US; 10/742890

   20031223 7006384 US; 10/188835 20020705 6714455 US; 09/893545 20010629
   6434050 US; 09/733937 20001212 6353554 US; 09/493139 20000128 US

   ABANDONED; 09/411315 19991004 6246613 US; 08/975919 19971121 6002614 US;
   08/410200 19950227 5764571 US

IPC (International Class): G11C01604

ECLA (European Class): G11C01156D4; G11C01156D2; G11C01628; G11C01630; G11C01634V4

US Class: 36518529; 3651852; 36518522

Publication Language: ENG

Filing Language: ENG

Legal Status: There is no Legal Status information available for this patent



## US6434050B2 20020813 US2002001226A1 20020103

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignee: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 89354501 A

Filing Date: 20010629

Issue/Publication Date: 20020813



Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals may be dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.

Priority Data: US 89354501 20010629 A R; US 73393700 20001212 A R; US 49313900 20000128 A R; US 41131599 19991004 A R; US 97591997 19971121 A R; US 41020095 19950227 A R;

Related Application(s): 09/493139 20000128 ABANDONED; 08/410200 19950227 5764571 US A GRANTED (PATENT)

IPC (International Class): G11C01606

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 3651852; 36518503; 36518522; 36518524

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Elms, Richard

Examiner Assistant: Nguyen, Hien

Legal Status: There is no Legal Status information available for this patent



## US6381172B2 20020430 US2001055222A1 20011227

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignee: BTG INTERNAT INC US Inventor(s): BANKS GERALD J US

Application No: US 89413401 A

Filing Date: 20010629

Issue/Publication Date: 20020430



Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals may be dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.

Priority Data: US 89413401 20010629 A A; US 73393700 20001212 A A; US 49313900 20000128 A A; US 41131599 19991004 A A; US 97591997 19971121 A A; US 41020095 19950227 A A;

Related Application(s): 01 01; 01 01; 01 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518503; 365168; 36518907; 36518915

Publication Language: ENG

Filing Language: ENG

Agent(s): Miles Stockbridge P.C.

Examiner Primary: Fears, Terrell W.

Legal Status: There is no Legal Status information available for this patent



#### US5872735A 19990216

(ENG) Electrically alterable non-volatile memory with N-bits per cell

Assignee: BTG INTERNATIONAL INC US

Inventor(s): BANKS GERALD J US

Application No: US 91173197 A

Filing Date: 19970815

Issue/Publication Date: 19990216



Abstract: (ENG) An electrically alterable, non-volatile memory cell has more than 2 memory states that can be programmed selectively. Programming of the cell is conducted by applying a plurality of programming signals having different characteristics to the cell. The programming signals include at least a first programming signal which programs the cell by a first increment and a subsequent programming signal which programs the cell by a second increment smaller than the first increment. As the cell is being programmed to a selected state, its programming status is verified independently of reference values bounding the memory states. For this purpose, a signal indicative of the programming status (e.g., the cell's bit line signal) is compared with a reference signal corresponding to the selected state but having a value different from the reference value or values bounding the selected state. The programming operation can thus be controlled without actually reading the memory state of the cell.

Priority Data: US 91173197 19970815 A R; US 41020095 19950227 A R; US 7181693 19930604 A R; US 65287891 19910208 A R;

Related Application(s): 01 01; 01 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518916; 365207; 365218

Publication Language: ENG

Filing Language: ENG

Agent(s): Shapiro and Shapiro

Examiner Primary: Fears, Terrell W.

Assignments Reported to USPTO:

Recl/Frame: 09350/0610 Date Signed: 19951010 Date Recorded: 19980728 Assignee: BTG INTERNATIONAL INC. 2200 RENAISSANCE BOULEVARD GULPH MILLS PENNSYLVANIA 19406

Assignor: BRITISH TECHNOLOGY GROUP USA INC.; BTG USA INC.

Corres, Addr: BTG INTERNATIONAL INC. JOEL F. SPIVAK 2200 RENAISSANCE BOULEVARD GULPH MILLS, PA 19406 Brief: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).

Legal Status:

Date +/- Code Description



MicroPatent Patent Index - an enhanced INPADOC database

19980728	0	AS01	CHANGE OF NAME New owner name: BTG INTERNATIONAL INC. 2200 RENAISSANCE BOULEVARD; Effective date:
19980728	0	AS01	19951010; CHANGE OF NAME New owner name: BRITISH TECHNOLOGY GROUP USA INC.; Effective date: 19951010;
19980728	0	AS01	CHANGE OF NAME New owner name: BTG USA INC.; Effective date: 19980601;

## US7068542B2 20060627 US2005030816A1 20050210

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignce: BTG INTERNAT INC US

Inventor(s): BANKS GERALD J US

Application No: US 94419404 A

Filing Date: 20040920

Issue/Publication Date: 20060627



Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals may be dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.

 Priority Data:
 US 18883502 20020705 A 3; US 41020095 19950227 A 2; US 41131599 19991004 A 3; US 49313900 20000128 A B; US 73393700 20001212 A 3; US 74289003 20031223 A 3; US 89354501 20010629 A 3; US 94419404 20040920 A; US 97591997 19971121 A 3;

Related Application(s): 10/944194 10/742890 20031223 PENDING 10/742890 10/188835 20020705 6714455 US A 10/188835 09/893545 20010629 6434050 US A 09/893545 09/733937 20001212 6353554 US A 09/493139 09/411315 19991004 6246613 US A 09/411315 08/975919 19971121 6002614 US A; 09/733937 09/493139 20000128 ABANDONED; 08/975919 08/410200 19950227 5764571 US A

IPC (International Class): G11C01604; G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518529; 3651852; 36518522

**Publication Language: ENG** 

Agent(s): Miles & Stockbridge P.C.

Examiner Primary: Dinh, Son T.



#### Examiner Assistant: Nguyen, Hien

Legal Status: There is no Legal Status information available for this patent

## WO9927539A1 19990603

## (ENG) MEMORY APPARATUS INCLUDING PROGRAMMABLE NON-VOLATILE MULTI-BIT MEMORY CELL, AND APPARATUS AND METHOD FOR DEMARCATING MEMORY STATES OF THE CELL

Assignce: BTG USA INC US

Inventor(s): BANKS GERALD J

Application No: US 9722809 W

Filing Date: 19971211

**Issue/Publication Date: 19990603** 



Abstract: On délimite les états de mémoire d'une cellule de mémoire multi-bits en générant des signaux de référence de lecture ayant des niveaux qui constituent des frontières entre les états de mémoire. Ces signaux de référence de lecture dépendent des niveaux de signaux de référence de programmation utilisés pour commander la programmation de la cellule de mémoire. La cellule de mémoire peut ainsi être programmée sans lecture de son état de mémoire au cours du processus de programmation, les marges de programmation étant assurées par la dépendance des signaux de référence de lecture par rapport aux signaux de référence de programmation. Les deux ensembles de signaux de référence peuvent être générés par des cellules de référence qui détectent les variations des caractéristiques opérationnelles de la cellule de mémoire associées à des variations de conditions du type température et tensions du système, de façon à accroítre la fiabilité de lecture et de programmation de la mémoire.

Priority Data: US 97591997 19971121 A I;

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D2; G11C01156D4; G11C01156D

#### **Designated Countries:**

----Designated States: AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH GM HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG UZ VN YU ZW ----Regional Treaties: AM AT AZ BE BF BJ BY CF CG CH CI CM DE DK ES FI FR GA GB GH GM GN GR IE IT KE KG KZ LS LU MC MD ML MR MW NE NL PT RU SD SE SN SZ TD TG TJ TM UG ZW

## Publication Language: ENG

Agent(s): SHAPIRO, Mitchell, W. Suite 1701, 1100 Wilson Boulevard, Arlington, VA 22209 US

#### Legal Status:

Date	+/-	Code	Description
19990603	()	AK	DESIGNATED STATES Kind code of corresponding patent
			document: A1; List of designated states: AL AM AT AU AZ BA
			BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GE GH
			GM HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV
			MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI
			SK SL TJ TM TR TT UA UG UZ VN YU ZW;



MicroPatent Patent Index - an enhanced INPADOC database

19990603	(+)	AL	DESIGNATED COUNTRIES FOR REGIONAL PATENTS Kind code of corresponding patent document: A1; List of designated states: GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN ML MR NE SN TD TG;
19990804	()	121	EP: THE EPO HAS BEEN INFORMED BY WIPO THAT EP WAS DESIGNATED IN THIS APPLICATION
19990826	()	DFPE	REQUEST FOR PRELIMINARY EXAMINATION FILED PRIOR TO EXPIRATION OF 19TH MONTH FROM PRIORITY DATE (PCT APPLICATION FILED BEFORE 20040101)
20000323	()	REG	REFERENCE TO NATIONAL CODE Corresponding country code for PRS Code (EP REG): DE; Corresponding EP Code 1 for PRS Code (EP REG): 8642;
20000520	Ο	ENP	ENTRY INTO THE NATIONAL PHASE IN: Corresponding country code for PRS Code (EP REG): KR; Corresponding patent document: 2000 2000705519; Kind code of corresponding patent
20000520	()	ENP	document: A; ENTRY INTO THE NATIONAL PHASE IN: Corresponding country code for PRS Code (EP REG): KR; Corresponding patent document: 2000 2000705519; Kind code of corresponding patent
20000520	(+)	WWE	document: A; WIPO INFORMATION: ENTRY INTO NATIONAL PHASE Corresponding patent document: 1020007005519; Country code of
20000620	(÷)	WWE	corresponding patent document: KR; WIPO INFORMATION: ENTRY INTO NATIONAL PHASE Corresponding patent document: 1997952391; Country code of
20000906	(÷)	WWP	corresponding patent document: EP; WIPO INFORMATION: PUBLISHED IN NATIONAL OFFICE Corresponding patent document: 1997952391; Country code of
20010416	(+)	WWP	corresponding patent document: EP; WIPO INFORMATION: PUBLISHED IN NATIONAL OFFICE Corresponding patent document: 1020007005519; Country code of
20010521	()	NENP	corresponding patent document: KR; NON-ENTRY INTO THE NATIONAL PHASE IN: Corresponding country code for PRS Code (EP REG): CA;
20030130	(-)	WWW	WIPO INFORMATION: WITHDRAWN IN NATIONAL OFFICE Corresponding patent document: 1997952391; Country code of corresponding patent document: EP;
20050629	(+)	WWG	Corresponding patent document: EF; WIPO INFORMATION: GRANT IN NATIONAL OFFICE Corresponding patent document: 1020007005519; Country code of corresponding patent document: KR;



Page 232 of 235

PETITIONER'S EXHIBIT 1002

## US6002614A 19991214

(ENG) Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell

Assignee: BTG INTERNATIONAL INC US

Inventor(s): BANKS GERALD J US

Application No: US 97591997 A

Filing Date: 19971121

Issue/Publication Date: 19991214



52

Abstract: (ENG) Memory states of a multi-bit memory cell are demarcated by generating read reference signals having levels that constitute boundaries of the memory states. The read reference signals are dependent upon the levels of programming reference signals used for controlling the programming of the memory cell. The memory cell can thus be programmed without reading out its memory state during the programming process, with programming margins being assured by the dependence of the read reference signals on the programming reference signals. Both sets of reference signals may be generated by reference cells which track variations in the operating characteristics of the memory cell with changes in conditions, such as temperature and system voltages, to enhance the reliability of memory programming and readout.

Priority Data: US 97591997 19971121 A A; US 41020095 19950227 A A; US 7181693 19930604 A A; US 65287891 19910208 A A;

**Related Application(s):** 01 01; 01 01; 01 01

IPC (International Class): G11C01156

ECLA (European Class): G11C01156D; G11C01156D2; G11C01156D4

US Class: 36518914; 36518909

Publication Language: ENG

Filing Language: ENG

Agent(s): Vorys, Sater, Seymour and Pease LLP

Examiner Primary: Fears, Terrell W.

**Assignments Reported to USPTO:** 

Reel/Frame: 09082/0072 Datc Signed: 19980301 Date Recorded: 19980320 Assignee: BTG USA INC. 2200 RENAISSANCE BOULEVARD GULPH MILLS PENNSYLVANIA 19406

Assignor: BANKS, GERALD J.

Corres. Addr: SHAPIRO AND SHAPIRO MITCHELL W. SHAPIRO 1100 WILSON BOULEVARD, SUITE 1701 ARLINGTON, VA 22209

Brief: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Reel/Frame: 09350/0610 Date Signed: 19951010 Date Recorded: 19980728 Assignee: BTG INTERNATIONAL INC. 2200 RENAISSANCE BOULEVARD GULPH MILLS PENNSYLVANIA 19406

Assignor: BRITISH TECHNOLOGY GROUP USA INC.; BTG USA INC.

Corres. Addr: BTG INTERNATIONAL INC. JOEL F. SPIVAK 2200 RENAISSANCE BOULEVARD GULPH MILLS, PA 19406 Brief: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).

Legal Status: There is no Legal Status information available for this patent



Page 234 of 235

PETITIONER'S EXHIBIT 1002

Patent Bibliographic Data				01/13/2009 05:55 PM		
Patent Number:	5764571		Application Number:	08410200		
Issue Date:	06/09/1998		Filing Date:	02/27/1995		
Title:	ELECTRICALLY ALTERABLE NON-VOLATILE MEMORY WITH N-BITS PER CELL					
Status:	12th year fee window opens: 06/09/2009			Entity:	Large	
Window Opens:	06/09/2009	Surcharge Date:	12/10/2009	Expiration:	N/A	
Fee Amt Due:	Window not open	Surchg Amt Due:	Window not open	Total Amt Due:	Window not open	
Fee Code:	1553	MAINTENANCE FEE DUE AT 11.5 YEARS				
Surcharge Fee Code:						
Most recent events (up to 7):	11/14/2005 03/05/2002 03/05/2002 02/04/2002 01/02/2002 10/18/2001 04/26/2001	Payment of Maintenance Fee, 8th Year, Large Entity. Payment of Maintenance Fee, 8th Year, Large Entity. Surcharge for Late Payment, Large Entity. Refund - Payment of Maintenance Fee, 4th Year, Large Entity. Maintenance Fee Reminder Mailed. Payor Number Assigned. Pat Hldr no Longer Claims Small Ent Stat as Small Business. End of Maintenance History				
Address for fee purposes:	COMPUTER PACKAGES, INC. 414 HUNGERFORD DRIVE ROCKVILLE, MD 20850					

# USPTO Maintenance Report