Exhibit 1006

Implementation of FIR/IIR Filters with the TMS32010/TMS32020

APPLICATION REPORT: SPRA003A

Authors: Al Lovrich and Ray Simar, Jr.

Digital Signal Processing – Semiconductor Group

Digital Signal Processing Solutions 1989



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain application using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1997, Texas Instruments Incorporated

TRADEMARKS

TI is a trademark of Texas Instruments Incorporated.

Other brands and names are the property of their respective owners.

CONTACT INFORMATION

US TMS320 HOTLINE (281) 274-2320

US TMS320 FAX (281) 274-2324

US TMS320 BBS (281) 274-2323

US TMS320 email dsph@ti.com

Implementation of FIR/IIR Filters with the TMS32010/TMS32020

Abstract

This report discusses the implementation of Finite Impulse Response (FIR)/Infinite Impulse Response (IIR) filters using the TMS32010 and TMS32020. Filters designed with designed processors, such as the TMS320, are superior over their aanalog counterparts for better specifications, stability, performance, and reproducability. This report describes a variety of methods for implementing FIR/IIR filters using the TMS320. The TMS320 algorithm execution time and data memory requirements are considered. Tradeoffs between several different filter structures are also discussed. This application report compliments the Digital Filter Design Package (DFDP) discussed in Section 2.



Product Support on the World Wide Web

Our World Wide Web site at www.ti.com contains the most up to date product information, revisions, and additions. Users registering with TI&ME can build custom information pages and receive new product updates automatically via email.

INTRODUCTION

In many signal processing applications, it is advantageous to use digital filters in place of analog filters. Digital filters can meet tight specifications on magnitude and phase characteristics and eliminate voltage drift, temperature drift, and noise problems associated with analog filter components.

This application report describes a variety of methods for implementing Finite Impulse Response (FIR) and Infinite Impulse Response (IIR) digital filters with the TMS320 family of digital signal processors. Emphasis is on minimizing both the execution time and the number of data memory locations required. Tradeoffs between several different structures of the two classes of digital filters are also discussed.

In this report, TMS320 source code examples are included for the implementation of two FIR filters and three IIR filters based on the techniques presented. Plots of magnitude response, log-magnitude response, unit-sample response, and other pertinent data accompany each of the filter implementations. Important performance considerations in digital filter design are also included. The methods presented for implementing the different types of filters can be readily extended to any desired order of filters.

Readers are assumed to have some familiarity with the basic concepts of digital signal processing theory. The notation used in this report is consistent with that used in reference [1].

FILTERING WITH THE TMS320 FAMILY

Almost every field of science and engineering, such as acoustics, physics, telecommunications, data communications, control systems, and radar, deal with signals. In many applications, it is desirable that the frequency spectrum of a signal be modified, reshaped, or manipulated according to a desired specification. The process may include attenuating a range of frequency components and rejecting or isolating one specific frequency component.

Any system or network that exhibits such frequency-selective characteristics is called a filter. Several types of filters can be identified: lowpass filter (LPF) that passes only "low" frequencies, highpass filter (HPF) that passes "high" frequencies, bandpass filter (BPF) that passes a "band" of frequencies, and band-reject filter that rejects certain frequencies. Filters are used in a variety of applications, such as removing noise from a signal, removing signal distortion due to the transmission channel, separating two or more distinct signals that were mixed in order to maximize communication channel utilization, demodulating signals, and converting discrete-time signals into continuous-time signals.

Advantages of Digital Filtering

The term ''digital filter'' refers to the computational process or algorithm by which a digital signal or sequence of numbers (acting as input) is transformed into a second sequence of numbers termed the output digital signal. Digital filters involve signals in the digital domain (discrete-time signals), whereas analog filters relate signals in the analog domain (continuous-time signals). Digital filters are used extensively in applications, such as digital image processing, pattern recognition, and spectrum analysis. A band-limited continuous-time signal can be converted to a discrete-time signal by means of sampling. After processing, the discrete-time signal can be converted back to a continuous-time signal. Some of the advantages of using digital filters over their analog counterparts are:

- 1. High reliability
- 2. High accuracy
- No effect of component drift on system performance
- 4. Component tolerances not critical.

Another important advantage of digital filters when implemented with a programmable processor such as the TMS320 is the ease of changing filter parameters to modify the filter characteristics. This feature allows the design engineer to effectively and easily upgrade or update the characteristics of the designed filter due to changes in the application environment.

Design of Digital Filters

The design of digital filters involves execution of the following steps:

- 1. Approximation
- 2. Realization
- 3. Study of arithmetic errors
- 4. Implementation.

Approximation is the process of generating a transfer function that satisfies a set of desired specifications, which may involve the time-domain response, frequency-domain response, or some combination of both responses of the filter.

Realization consists of the conversion of the desired transfer function into filter networks. Realization can be accomplished by using several network structures, 2,3 as listed below. Some of these structures are covered in detail in this report.

- 1. Direct
- 2. Direct canonic (direct-form II)
- 3. Cascade
- 4. Parallel
- 5. Wave⁴
- 6. Ladder.

Approximation and realization assume an infiniteprecision device for implementation. However, implementation is concerned with the actual hardware circuit or software coding of the filter using a programmable processor. Since practical devices are of finite precision, it is necessary to study the effects of arithmetic errors on the filter response.

TMS320 Digital Signal Processors

Digital Signal Processing (DSP) is concerned with the representation of signals (and the information they contain) by sequences of numbers and with the transformation or processing of such signal representations by numeric-computational procedures. In the past, digital filters were impuremented in software using mini- or main-frame computers for non-realtime operation or on specialized dedicated digital hardware for realtime processing of signals.

The recent advances in VLSI technology have resulted in the integration of these digital signal processing systems into small integrated circuits (ICs), such as the TMS320 family of digital signal processors from Texas Instruments. The TMS320 implementation of digital filters allows the filter to operate on realtime signals. This method combines the ease and flexibility of the software implemention of filters with reliable digital hardware. To further ease the design task, it is now possible for engineers to design and test filters using any one of the commercially available filter design packages, some of which create TMS320 code and decrease the design time.

The Texas Instruments TMS320 digital signal processing family contains two generations of digital signal processors. The TMS32010, the first-generation digital signal processor, 5 implements in hardware many functions that other processors typically perform in software. Some of the key features of the TMS32010 are:

- 200-ns instruction cycle
- 1.5K words (3K bytes) program ROM
- 144 words (288 bytes) data RAM
- External memory expansion to 4K words (8K bytes) at full speed
- 16 x 16-bit parallel multiplier
- Interrupt with context save
- Two parallel shifters
- On-chip clock
- Single 5-volt supply, NMOS technology, 40-pin DIP.

The TMS32020 is the second-generation processor⁶ in the TMS320 DSP family. To maintain device compatibility, the TMS32020 architecture is based upon that of the TMS32010, the first member of the family, with emphasis on overall speed, communication, and flexibility in processor configuration. Some of the key features of the TMS32020 are:

- 544 words of on-chip data RAM, 256 words of which may be programmed as either data or program memory
- 128K words of data/program space
- Single-cycle multiply/accumulate instructions

- TMS32010 software upward compatibility
- 200-ns instruction cycle
- · Sixteen input and sixteen output channels
- 16-bit parallel interface
- Directly accessible external data memory space
- Global data memory interface for multiprocessing
- Instruction set support for floating-point operations
- Block moves for data/program memory
- Serial port for multiprocessing or codec interface
- · On-chip clock
- Single 5-volt supply, NMOS technology, 68-pin grid array package.

Because of their computational power, high I/O throughput, and realtime programming, the TMS320 processors have been widely adapted in telecommunication, data communication, and computer applications. In addition to the above features, the TMS320 has efficient DSP-oriented instructions and complete hardware/software development tools, thus making the TMS320 highly suitable for DSP applications.

DIGITAL FILTER IMPLEMENTATION ON THE TMS320

For a large variety of applications, digital filters are usually based on the following relationship between the filter input sequence x(n) and the filter output sequence y(n):

$$y(n) = \sum_{k=0}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$$
 (1)

Equation (1) is referred to as a linear constant-coefficient difference equation. Two classes of filters can be represented by linear constant-coefficient difference equations:

- 1. Finite Impulse Response (FIR) filters, and
- 2. Infinite Impulse Response (IIR) filters.

The following sections describe the implementation of these classes of filters on the TMS32010 and TMS32020.

FIR Filters

For FIR filters, all of the a_{k} in (1) are zero. Therefore, (1) reduces to

$$y(n) = \sum_{k=0}^{M} b_k x(n-k)$$
 (2)

where (M + 1) is the length of the filter.

As a result, the output of the FIR filter is simply a finitelength weighted sum of the present and previous inputs to the filter. If the unit-sample response of the filter is denoted as h(n), then from (2), it is seen that h(n) = b(n). Therefore, (2) is sometimes written as

$$y(n) = \sum_{k=0}^{M} h(k)x(n-k)$$
 (3)

From (3), it can be seen that an FIR filter has, as the name implies, a finite-length response to a unit sample. Denoting the z transforms of x(n), y(n), and h(n) as X(z), Y(z), and H(z), respectively, then

$$H(z) = \frac{Y(z)}{X(z)} = \sum_{k=0}^{M} b_k z^{-1} = \sum_{k=0}^{M} h(k) z^{-k}$$
 (4)

Equations (3) and (4) may also be represented by the network structure shown in Figure 1. This structure is referred to as a direct-form realization of an FIR filter, because the filter coefficients can be identified directly from the difference equation (3). The branches labeled with z^{-1} in Figure 1 correspond to the delays in (3) and the multiplications by z^{-1} in (4). Equation (3) may be implemented in a straightforward and efficient manner on a TMS320 processor.

TMS32010 Implementation of FIR Filters

Figure 2 gives an example of a length-5 direct-form FIR filter, and Figure 3 shows a portion of the TMS32010 code for implementing this filter.

The notation developed in this section will be used throughout this application report. XN corresponds to x(n), XNM1 corresponds to x(n-1), etc.

In the above implementation, the following three basic and important concepts for the implementation of FIR filters on the TMS320 should be understood:

- The relationship between the unit-sample response of an FIR filter and the filter structure,
- 2. The power of the LTD and MPY instruction pair for this implementation, and
- The ordering of the input samples in the data memory of the TMS320, which is critical for realtime signal processing.

The input sequence x(n) is stored as shown in Figure 4. In general, each of the multiplies and shifts of x(n) in (3) is implemented with an instruction pair of the form

The instruction LTD XNM1 loads the T register with the contents of address XNM1, adds the result of the previous multiply to the accumulator, and shifts the data at address XNM1 to the next higher address in data memory. Using the storage scheme in Figure 4, this corresponds to shifting the data at address XNM1 to address XNM2. The instruction MPY H1 multiplies the contents of the T register with the contents of address H1. The shifting is the reason for the storage scheme used in Figure 4. This scheme, critical for realtime digital signal processing, makes certain that the input sequence x(n) is in the correct location for the next pass through the filter.

By comparing (3) with the code in Figure 3, the reason for the ordering of the data and the importance of the shift implemented by the LTD instruction can be seen. To better




Figure 1. Direct-Form FIR Filter




Figure 2. Length-5 Direct-Form FIR Filter

```
* THIS SECTION OF CODE IMPLEMENTS THE FOLLOWING EQUATION:
* x(n-4)h(4) + x(n-3)h(3) + x(n-2)h(2) + x(n-1)h(1) + x(n)h(0) = y(n) *
                        * GET THE NEW INPUT VALUE XN FROM PORT PAO *
NXTPT
        IN XN,PA2
                        * ZERO THE ACCUMULATOR *
        LT XNM4
                        * x(n-4)h(4) *
        MPY H4
        LTD XNM3
                        * x(n-4)h(4) + x(n-3)h(3) *
        MPY H3
        LTD XNM2
                        * SIMILAR TO THE PREVIOUS STEPS *
        MPY H2
       LTD XNM1
        MPY H1
        LTD XN
        MPY HO
                        * ADD THE RESULT OF THE LAST MULTIPLY TO *
        APAC
                        * THE ACCUMULATOR
        SACH YN,1
                        * STORE THE RESULT IN YN *
        OUT YN, PA2
                        * OUTPUT THE RESPONSE TO PORT PAL *
        B NXTPT
                        * GO GET THE NEXT POINT *
```

Figure 3. TMS32010 Code for Implementing a Length-5 FIR Filter




Figure 4. TMS32010 Input Sample Storage for a Length-N FIR Filter

understand the algorithm, the relationship between the input and output of the filter must be considered. Evaluating (3) for a particular value of n, for example, n₀, yields

$$y(n_0) = \sum_{k=0}^{N-1} h(k) x(n_0 - k)$$
 (5)

If the next sample of the filter response $y(n_0+1)$ is needed, it is seen from (3) that

$$y(n_0+1) = \sum_{k=0}^{N-1} h(k) x(n_0+1-k)$$
 (6)

Equations (5) and (6) show that the samples of x(n) associated with particular values of h(k) in (5) have been shifted to the left (i.e., to a higher data address) by one in (6). This shifting of the input data, illustrated in Figure 5, corresponds to the shifting of the flipped input sequence in relation to the unit-sample response.

Depending on the system constraints, the designer may choose to reduce program memory size by taking advantage of indirect addressing capability provided by the TMS32010. Using either of the cuxiliary registers along with the autoincrement or autodecrement feature, the FIR filter program can be rewritten in looped form as shown in Figure 6

The input sequence x(n) is stored as shown in Figure 4, and the impulse response h(n) is stored as shown in Figure 7. In the looped version, the indirect addressing mode is used with the autodecrement feature and BANZ instruction to control the looping and address generation for data access. While the looped code requires less program memory than the straightline version, the straightline version runs more quickly than the looped code because of the overhead associated with loop control. This design tradeoff should be carefully considered by the design engineer.

It is also possible to use the LTD/MPYK instruction pair to implement each filter tap in straightline code. The MPYK instruction is used to multiply the contents of the T register by a signed 13-bit constant stored in the MPYK instruction word. For many applications, a 13-bit coefficient can adequately implement the filter without significant changes to the filter response. An advantage of using this approach is that the coefficients are stored in program memory and there is no need to transfer them to data memory. This reduces the amount of data memory locations required per filter tap from two to one.

The length-80 FIR filter program in Appendix A implements a linear-phase FIR filter in straightline code. The unit-sample response of the filter is symmetric in order to achieve linear phase. Because of the symmetry, it is necessary to store only 40 (rather than 80) of the samples of the impulse response. This symmetry can often be used to a designer's advantage since it significantly reduces the amount of storage space required to implement the filter.

In summary, by taking advantage of the TMS32010 features, a designer can implement a direct-form FIR filter, optimized for execution time, data memory, or program memory.




Figure 5. Relationship Between the Contents of Data Registers

```
* THIS SECTION OF CODE IMPLEMENTS THE EQUTION:
  x(n-(N-1))h(N-1) + x(n-(N-2))h(N-2) + ... + x(n)h(0) = y(n) *
                           * AUXILIARY REGISTER POINTER SET TO ARO *
         LARP ARO
                           * PULL IN NEW INPUT FROM PORT PAO *
NXTPT
         IN XN, PA2
         LARK ARO,XNMNM1 * ARO POINTS TO X(n-(N-1)) * LARK AR1,HNM1 * AR1 POINTS TO H(N-1) *
                           * ZERO THE ACCUMULATOR *
         LT *-,AR1
MPY *-,AR0
                           * x(n-(N-1))h(N-1) *
LOOP
         LTD *,AR1
MPY *-,AR0
                           * x(n-(N-1))h(N-1)+x(n-(N-2))h(N-2)+...+x(n)h(0)=y(n)*
         BANZ LOOP
                           * IF ARO DOES NOT EQUAL ZERO,
                             THEN DECREMENT ARO AND BRANCH TO LOOP *
                           * ADD THE P REGISTER TO THE ACCUMULATOR *
         APAC
                           * STORE THE RESULT IN YN *
         SACH YN,1
         OUT YN, PA2
                           * OUTPUT THE RESPONSE TO PORT PA1 *
         B NXTPT
                           * GO GET THE NEXT INPUT POINT *
```

Figure 6. TMS32010 Code for Implementing a Looped FIR Filter





Figure 7. TMS32010 Unit-Sample Response Storage for a Looped FIR Filter

TMS32020 Implementation of FIR Filters


In many DSP applications, realtime processing of signals is very critical. Important choices must be made in selecting a DSP device capable of realtime filtering, For example, in a speech application, a sampling rate of 8 kHz is common, which corresponds to an interval of 125 μ s between consecutive samples. This interval is the maximum

allowable time for realtime operation, corresponding to 625 cycles on the TMS32010. In order to perform the required signal processing tasks in that interval, it is essential to reduce filter execution time. This can be accomplished by a single-cycle multiply/accumulate instruction. The TMS32020, the second-generation DSP device, is a processor with such a capability. A single-cycle multiply/accumulate with datamove instruction and larger on-chip RAM make it possible to implement each filter tap in approximately 200 ns.

The TMS32020 provides a total of 544 16-bit words of on-chip RAM, divided into three separate blocks of B0, B1, and B2. Of the 544 words, 288 words (blocks B1 and B2) are always data memory, and 256 words (block B0) are programmable as either data or program memory. The CNFD (configure block B0 as data memory) and CNFP (configure block B0 as program memory) instructions allow dynamic configuration of the memory maps through software, as illustrated in Figure 8. After execution of the CNFP instruction, block B0 is mapped into program memory, beginning with address 65280. To take advantage of the MACD (multiply and accumulate with data move) instruction, block B0 must be configured as program memory using the CNFP instruction. MACD only works with on-chip RAM. The use of the MACD instruction helps to speed



(a) ADDRESS MAPS AFTER A CNFD INSTRUCTION



(b) ADDRESS MAPS AFTER A CNFP INSTRUCTION

Figure 8. TMS32020 Memory Maps

the filter execution and allows the size of the FIR filter to expand to 256 taps.6

The TMS32020 implementation of (3) is made even more efficient with a repeat instruction, RPTK. It forms a useful instruction pair with MACD, such as

RPTK NM1 MACD (PMA),(DMA) The RPTK NM1 instruction loads an immediate 8-bit value N-1 into the repeat counter. This causes the next instruction to be executed N times (N = the length of the filter). The instruction MACD (PMA),(DMA) performs the following functions:

- 1. Loads the program counter with PMA,
- 2. Multiplies the value in data memory location DMA (on-chip, block B1) by the

- value in program memory location PMA (on-chip, block B0),
- 3. Adds the previous product to the accumulator,
- Copies the data memory value (block B0)
 to the next higher on-chip RAM location.
 The data move is the mechanism by which
 the z-1 delay can be implemented, and
- Increments the program counter with each multiply/accumulate to point to the next sample of the unit-sample response.

In other words, the MACD instruction combines the LTD/MPY instruction pair into one. With the proper storage of the input samples and the filter unit-sample response, one can take advantage of the power of the MACD instruction. Figure 9 is a data storage scheme that provides the correct sequence of inputs for the next pass through the filter.

In the TMS32020 code example of Figure 10, data memory values are accessed indirectly through auxiliary register 1 (AR1) when the MACD instruction is implemented. For low-order filters (second-order), using the MACD instruction in conjunction with the RPTK instruction is less effective due to the overhead associated with the MACD instruction in setting up the repeat construct. To take advantage of the MACD instruction, the filter order must be greater than three. For lower-order filters, it is recommended to use the LTD/MPY instruction pair in place of RPT/MACD.

Writing looped code for the TMS32020 implementation of an FIR filter gives no further advantage. Since the MACD instruction already uses less program memory, looped code in this case does not reduce program memory size. Implementing FIR filters of length-3 or higher requires the same amount of program memory (excluding coefficient

storage). For example, an FIR filter of length-256 takes the same amount of program memory space as a FIR filter of length-4.

Since the TMS32020 instruction set is upward-compatible with the TMS32010 instruction set, it is possible to use the LTD/MPYK instruction pair to implement the filter. With the TMS32020, the designer can use either RPTK/MACD or LTD/MPY(K) where appropriate. Depending on the application and the data memory constraints, the use of the LTD/MPYK instruction pair results in less data memory usage at the cost of increasing the program memory storage.

The FIR filter program of Appendix A is an implementation of the same length-80 FIR filter used in the TMS32010 example. In this implementation, it can be seen that the TMS32020 uses less program memory than the TMS32010 with the tradeoff of using more data memory words. The increase in data memory size is indirectly related to the MACD instruction; i.e., in order to take full advantage of the instruction, it is necessary to keep the multiplier pipeline as busy as possible. Therefore, the filter will execute faster when all 80 coefficients are provided in block B0.

The TMS32020 provides a solution for the faster execution of FIR filters. The combination of the RPTK/MACD instructions provides for a minimum program memory and high-speed execution of an FIR filter. If data memory is a concern, the designer can use the LTD/MPYK instruction pair at the cost of increasing program memory and using 13-bit filter coefficients.

IIR Filters

The concepts introduced for the implementation of FIR filters can be extended to the implementation of IIR filters. However, for an IIR filter, at least one of the ak in (1) is




Figure 9. TMS32020 Memory Storage Scheme

```
* THIS SECTION OF CODE IMPLEMENTS THE EQUATION:
 x(n-(N-1))h(N-1) + x(n-(N-2))h(N-2) + ... + x(n)h(0) = y(n)
                              * USE BLOCK BO AS PROGRAM AREA
        CNFP
NXTPT
        ΙN
                XN,PAO
                              * BRING IN THE NEW SAMPLE XN
                AR1,>3FF
                              * POINT TO THE BOTTOM OF BLOCK B1
        LRLK
                ARI
        LARP
        MPYK
                              * SET P REGISTER TO ZERO
                                CLEAR THE ACCUMULATOR
        ZAC
                NMl
                              * REPEAT N-1 TIMES
        RPTK
        MACD
                >FF00, *-
                              * MULTIPLY/ACCUMULATE
        APAC
                YN,1
        SACH
        OUT
                YN, PAl
                              * OUTPUT THE FILTER RESPONSE y(n)
                NXTPNT
                              * GET THE NEXT POINT
```

Figure 10. TMS32020 Code for Implementing a Length-5 FIR Filter

nonzero. It has been shown that the z transform of the unitsample response of an IIR filter corresponding to (1) is

$$H(z) = \frac{Y(z)}{X(z)} = \frac{\sum_{k=0}^{M} b_k z^{-k}}{\sum_{k=0}^{N} a_k z^{-k}}$$

$$1 - \sum_{k=1}^{N} a_k z^{-k}$$
(7)

where H(z), Y(z), and X(z) are the z transforms of h(n), y(n), and x(n), respectively. Three different network structures often used to implement (7) are the direct form, the cascade form, and the parallel form. Implementation of these structures is discussed in the following sections.

Direct-Form IIR Filter

Equations (1) and (7) may also be represented by the network structure shown in Figure 11. For convenience, it is assumed that M=N. This network structure is referred to as the direct-form I realization of an Nth-order difference equation. As was the case for the direct-form FIR filter, the structure in Figure 11 is called direct-form since the coefficients of the network can be obtained directly from the difference equation describing the network. Again, the branches associated with the z^{-1} correspond to the delays in (1) and the multiplications in (7).

The following difference equation:

$$y(n) = \sum_{k=1}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$$
 (8)

shows that the output of the filter is a weighted sum of past values of the input to the filter and of the output of the filter. Using techniques similar to those for an FIR filter, this realization can be implemented in a straightforward and efficient way on the TMS32010 and TMS32020.

A network flowgraph equivalent to that in Figure 11 is shown in Figure 12. This system is referred to as the direct-form II structure. Since the direct-form II has the minimum number of delays (branches labeled z^{-1}), it requires the minimum number of storage registers for computation. This structure is advantageous for minimizing the amount of data memory used in the implementation of IIR filters.

In Figures 13 through 17, a second-order direct-form II IIR filter is used as an example for the TMS320 implementation of the IIR filter. The network structure is shown in Figure 13.

The difference equation for this network is

$$d(n) = x(n) + a_1 d(n-1) + a_2 d(n-2)$$

$$y(n) = b_0 d(n) + b_1 d(n-1) + b_2 d(n-2)$$
(9)

In this case, d(n), shown in (9) and Figure 13, corresponds to the network value at the different delay nodes. The zero-delay register corresponds to d(n); d(n-1) is the register for the delay of one; and d(n-2) is the register for the delay of two. A portion of the TMS32010 code necessary to implement (9) is shown in Figure 14. Initially all d(n-i) for i=0,1,2 are set to zero.

The delay-node values of the filter are stored in data memory as shown in Figure 15. At each major step of the algorithm, a multiply is done, and the result from the previous multiply is added to the accumulator. Also, the past delay-node values are shifted to the next higher location in




Figure 11. Direct-Form I IIR Filter




Figure 12. Direct-Form II IIR Filter




Figure 13. Second-Order Direct-Form II IIR Filter

data memory, thus placing them in the correct position for the next pass through the filter. All of these operations are carried out with instruction pairs, such as

where DNM1 corresponds to d(n-1) and B1 corresponds to b_1 as in (9).

When the last multiplication is performed and the result is added to the accumulator, the accumulator contains the result of (9), which is y(n). From (9) and Figure 13, it is evident that the delay-node value d(n) depends on several of the previous delay-node values. This feedback is illustrated by the instruction

and the use of the statements

The ordering of the delay-node values, shown in Figure 15, allows for a simple program structure with minimal computations and minimal data locations. It also accommodates the shifting of the delay-node values in a straightforward way. The feedback of DN makes apparent the underlying structure of the direct-form II filter and (10). This form of the algorithm is flexible and can be extended to higher-order direct-form filters in a straightforward way.

```
* THIS SECTION OF CODE IMPLEMENTS THE EQUATIONS:
 d(n) = x(n) + d(n-1)a + d(n-2)a
1
 y(n) = d(n)b + d(n-1)b + d(n-2)b

1
                         * NEW INPUT VALUE XN *
        IN XN, PAO
        LAC XN,15
                         * LOAD ACCUMULATOR WITH XN *
        LT DNM1
        MPY Al
        LTA DNM2
        MPY A2
        APAC
                         * d(n) = x(n) + d(n-1)a + d(n-2)a *
* 2 *
        SACH DN,1
        ZAC
        MPY B2
        LTD DNM1
        MPY B1
        LTD DN
        MPY BO
        APAC
                         * y(n) = d(n)b + d(n-1)b + d(n-2)b * 
* 2 *
        SACH YN,1
                         * YN IS THE OUTPUT OF THE FILTER *
        OUT YN, PA1
```

Figure 14. TMS32010 Code for Implementing a Second-Order Direct-Form II IIR Filter




Figure 15. Delay-Node Value Storage for a Second-Order Direct-Form IIR Filter

Figure 16 shows the necessary ordering of the delay-node values for a general direct-form II structure for the case $M \ge N$. Filter order is determined by M or N, whichever is greater.




Figure 16. Delay-Node Value Storage for a Direct-Form II IIR Filter

Figure 17 shows a portion of the TMS32020 code for implementing the same second-order direct-form II IIR filter using the MACD instruction. As discussed in the section on FIR filters, using the RPTK/MACD instruction pair is most effective when the filter order is three or higher. The use of the MACD instruction allows the designer to save one word of program memory over the LTD/MPY implementation. The TMS32020 code in Figure 17 is provided only as an example. For a biquad implementation (second-order direct-form II IIR filter), the TMS32010 code and TMS32020 code for the filter implementation are identical. Note that due to larger on-chip RAM of the TMS32020, higher-order IIR filters or sections of IIR filters can be implemented. For the rest of the IIR filter structures, the same discussion applies to both processors.

An example of a TMS32010/TMS32020 program implementing a fourth-order direct-form II structure can be found in Appendix C.

Cascade-Form IIR Filter

In this section, the realization and implementation of cascade-form IIR filters are discussed. The implementation of a cascade-form IIR filter is an extension of the results of the implementation of the direct-form IIR filter.

The z transform of the unit-sample response of an IIR filter

$$H(z) = \frac{\sum_{k=0}^{M} b_k z^{-k}}{1 - \sum_{k=1}^{N} a_k z^{-k}}$$
(10)

```
THIS SECTION OF CODE IMPLEMENTS A SECOND-ORDER DIRECT-FORM II IIR FILTER
 d(n) = x(n) + d(n-1)a + d(n-2)a
1
 y(n) = d(n)b + d(n-1)b + d(n-2)b
0 1
              XN,PA2
                             * NEW INPUT VALUE XN
NEXT
        IN
        LAC
              XN
        MPYK
                             * CLEAR P REGISTER
        LARP AR1
        LRLK
             AR1,>03FF
                             * USE BLOCK BO AS PROGRAM AREA
  d(n) = x(n) + d(n-1)a + d(n-2)a
                             * REPEAT 2 TIMES
        MACD >FF00.*+
        APAC
        SACH DN,1
  y(n) = d(n)b + d(n-1)b + d(n-10)b
        ZAC
        MPYK
                             * CLEAR P REGISTER
        MPY
             >FF02
        RPTK
             >FF03,*-
        MACD
        APAC
             YN.1
                             * SAVE FILTERED OUTPUT
        SACH
        OUT
              YN,PA2
                             * YN IS THE OUTPUT OF THE FILTER
              NEXT
```

Figure 17. TMS32020 Code for Implementing a Second-Order Direct-Form IIR Filter with MACD

may also be written in the equivalent form

$$H(z) = \prod_{k=1}^{N/2} \frac{\beta_{0k} + \beta_{1k}z^{-1} + \beta_{2k}z^{-2}}{1 - \alpha_{1k}z^{-1} - \alpha_{2k}z^{-2}}$$
(11)

where the filter is realized as a series of biquads. Therefore, this realization is referred to as the cascade form. Figure 18 shows a fourth-order IIR filter implemented in cascade structure, where the subsections are implemented as direct-form II sections. Each subsection corresponds to one of the terms in the product in (11). Note that any single cascade section is identical to the second-order direct-form II IIR filter described previously.

The difference equation for cascade section i can be written as

$$\begin{split} d_i(n) &= y_{i-1}(n) \,+\, \alpha_{li} \; d_i(n-1) \,+\, \alpha_{2i} \; d_i(n-2) \quad (12) \\ y_i(n) &= \beta_{0i} \; d_i(n) \,+\, \beta_{li} \; d_i(n-1) \,+\, \beta_{2i} \; d_i(n-2) \\ \end{split}$$
 where
$$i &= 1,2,...,N/2.$$

$$y_{i-1}(n) &= \text{input to section i.} \\ d_i(n) &= \text{value at a particular delay node in section 1.} \\ y_i(n) &= \text{output of section i.} \\ y_0(n) &= x(n) &= \text{sample input to the filter.} \\ y_{N/2} &= y(n) &= \text{output of the filter.} \end{split}$$

For the IIR filter consisting of the two cascaded sections shown in Figure 18, there are two sets of equations describing the relationship between the input and output of the filter. The delay-node values for each section are stored as shown in Figure 19. The same indexing scheme used previously




Figure 19. Delay-Node Storage for Cascaded IIR Filter Subsections

is used here (i.e., from the higher address in data memory to the lower address in data memory). In this case, the algorithm can be structured so that the 32-bit accumulator of the TMS320 acts as a storage register and carries the output of one of the second-order subsections to the input of the next second-order subsection. This avoids unnecessary truncation of the intermediate filter values into 16-bit words, and therefore provides better accuracy in the final output.

The implementation of the cascaded fourth-order IIR filter can be summarized as follows:

- 1. Load the new input value x(n).
- Operate on the first section as outlined in Figure 12.
- Leave the output of the first section in the accumulator (i.e., the SACH YN can be omitted for the first-section implementation since the accumulator links the output of one section to the input of the following section).
- Operate on the second section in the same way as the first section, remembering that




Figure 18. Fourth-Order Cascaded IIR Filter

the accumulator already contains the output of the previous section.

5. The output of the second section is the filter output y(n).

The above procedures can be applied to the IIR filter implementation of higher orders. It can be shown³ that with proper ordering of the second-order cascades, the resulting filter has better immunity to quantization noise than the direct-form implementation, as will be discussed later.

An example of a TMS32010/TMS32020 program that implements a fourth-order IIR cascaded structure is contained in Appendix C.

Parallel-Form IIR Filter

The third form of an IIR filter is referred to as the parallel form. In this case, H(z) is written as

$$H(z) = \sum_{k=0}^{M-N} C_k z^{-k} + \sum_{k=1}^{N/2} \frac{\gamma_{0k} + \gamma_{1k} z^{-1}}{1 - \alpha_{1k} z^{-1} - \alpha_{2k} z^{-2}}$$
(13)

If M < N, then the term $(C_k z^{-k}) = 0$. The network form is shown in Figure 20, where it is assumed that M = N = 4. The multiplication of the input by C (a constant) is trivial. However, for one of the parallel branches of this structure, the difference equation is

$$d_i(n) = x(n) + \alpha_{1i} d_i(n-1) + \alpha_{2i} d_i(n-2)$$
 (14)

$$p_i(n) = \gamma_{0i} d_i(n) + \gamma_{1i} d_i(n-1)$$

where i = 1, 2, ..., N/2, and $p_i(n) =$ the present output of a parallel branch.

The similarity to the second-order direct-form II network and the single parallel section is apparent. However, in this case, the outputs of all sections are summed to give the output y(n), i.e.,

$$y(n) = Cx(n) + \sum_{i=1}^{N/2} p_i(n)$$
 (15)

if M=N. For the parallel implementation, the delay-node values are also structured in data memory, as shown in Figure 21, thus allowing for an implementation similar to that used previously. After the output of each section stored in the 32-bit accumulator is determined, these outputs are summed to yield the filter output y(n). An example of a TMS32010/TMS32020 program to implement a parallel structure can be found in Appendix C.

PERFORMANCE CONSIDERATIONS IN DIGITAL FILTER DESIGN

In the previous sections, different realizations of the FIR and IIR digital filters were discussed. This section is mainly concerned with the effects of finite wordlength on filter performance.

Some features of FIR and IIR filters, which distinguish them from each other and need special considerations when they are implemented, include phase characteristics, stability, and coefficient quantization effects.




Figure 20. Parallel-Form IIR Filter




Figure 21. Delay-Node Value Storage for a Parallel IIR Filter

Given a set of frequency-response characteristics, typically a higher-order FIR filter is required to match these characteristics to a corresponding IIR filter. However, this does not imply that IIR filters should be used in all cases. In some applications, it is important that the filter have linear phase, and only FIR filters can be designed to have linear phase.

Another important consideration is the stability of the filter. Since the unit-sample response of an FIR filter is of finite length, FIR filters are inherently stable (i.e., a bounded input always produces a bounded output). This can be seen from (5) where the output of an FIR filter is a weighted finite sum of previous inputs. On the other hand, IIR filters may or may not be stable, depending on the locations of the poles of the filter.

Digital filters are designed with the assumption that the filter will be implemented on an infinite precision device. However, since all processors are of finite precision, it is necessary to approximate the "ideal" filter coefficients. This approximation introduces coefficient quantization error. The net result due to imprecise coefficient representations is a deviation of the resultant filter frequency response from the ideal one. For narrowband IIR filters with poles close to the unit circle, longer wordlengths may be required. The worst effect of coefficient quantization is instability resulting from poles being moved outside the unit circle.

The effect of coefficient quantization is highly dependent on the structure of the filter and the wordlength of the implementation hardware. Since the poles and zeroes for a filter implemented with finite wordlength arithmetic are not necessarily the same as the poles and zeroes of a filter implemented on an infinite precision device, the difference may affect the performance of the filter.

In the IIR filter, the cascade and parallel forms implement each pair of complex-conjugate poles separately. As a result, the coefficient quantization effect for each pair of complex-conjugate poles is independent of the other pairs

of complex-conjugate poles. This is generally not true for direct-form filters. Therefore, the cascade and parallel forms of IIR filters are more commonly used than the direct form.

Another problem in implementing a digital filter is the quantization error due to the finite wordlength effect in the hardware. Sources of error arising from the use of finite wordlength include the following:

- 1. I/O signal quantization
- 2. Filter coefficient quantization
- 3. Uncorrelated roundoff (or truncation) noise
- 4. Correlated roundoff (or truncation) noise
- Dynamic range constraints.

These problems are addressed in the following paragraphs in more detail.

Representing instantaneous values of a continuous-time signal in digital form introduces errors that are associated with I/O quantization. Input signals are subjected to A/D quantization noise while output signals are subjected to D/A quantization noise. Although output D/A noise is less detrimental, input A/D quantization noise is the more dominant factor in most systems. This is due to the fact that input noise "circulates" within IIR filters and can be "regenerative" while output noise normally just "propagates" off-stage.

The filter coefficients in all of the routines described in this report are initially stored in program memory, and then moved to data memory. These coefficients are represented in Q15 format; i.e., the binary point (represented in two's-complement form) is assumed to follow the mostsignificant bit. This gives a coefficient range of 0.999969 to -1.0 with increments of 0.000031. The input is also in Q15 format so that when two Q15 numbers are multiplied, the result is a number in Q30 format. When the Q30 number resides in the 32-bit accumulator of the TMS320, the binary point follows the second most-significant bit. Since the output of the filter is assumed to be in Q15 format, the Q30 number must be adjusted by left-shifting by one while maintaining the most-significant 16 bits of the result. This is accomplished with the step SACH YN,1, which shifts the Q30 number to the left by one and stores the upper sixteen bits of the accumulator following the shift. The result YN is in Q15 format. Note that it is important to keep intermediate values in the accumulator as long as possible to maintain the 32-bit accuracy.

Uncorrelated roundoff (or truncation) noise may occur in multiplications. Even though the input to the digital filter is represented with finite wordlength, the result of processing leads to values requiring additional bits for their representation. For example, a b-bit data sample, multiplied by a b-bit coefficient, results in a product that is 2b bits long. In a recursive filter realization, 2b bits are required after the first iteration, 3b bits after the second iteration, and so on. The fact that multiplication results have to be truncated means that every "multiplier" in a digital structure can be regarded as a noise source. The combined effects of various noise sources degrade system performance.

Truncation or rounding off the products formed within the digital filter is referred to as correlated roundoff noise. The result of correlated roundoff (or truncation) noise, including overflow oscillations, is that filters suffer from "limit-cycle effect" (small-amplitude oscillations). For systems with adequate coefficient wordlength and dynamic range, this problem is usually negligible. Overflows are generated by additions resulting in undesirable largeamplitude oscillations. Both limit cycles and overflow oscillations force the digital filter into nonlinear operations. Although limit cycles are difficult to eliminate, saturation arithmetic can be used to reduce overflow oscillations. The overflow mode of operation on the TMS320 family is accomplished with the SOVM (set overflow mode) instruction, which sets the accumulator to the largest representable 32-bit positive (>7FFFFFF hex) or negative (>80000000 hex) number according to the direction of overflow.

Dynamic range constraints, such as scaling of parameters, can be used to prevent overflows and underflows of the finite wordlength registers. The dynamic range is the ratio between the largest and smallest signals that can be represented in a filter. For an FIR filter, an overflow of the output results in an error in the output sample. If the input sample has a maximum magnitude of unity, then the worstcase output is

$$y(n) = \sum_{n=0}^{N-1} h(n) = s$$
 (16)

To guarantee y(n) to be a fraction, either the filter gain or the input x(n) has to be scaled down by a factor "s". Reducing the filter gain implies scaling down the filter coefficients so that the 16-bit coefficient is no longer used effectively. An implication of this scaling is a degradation of the filter frequency response due to higher quantization errors. As an alternative, the input signal may be scaled, resulting in a reduction in signal-to-noise ratio (SNR). In practice, the second approach is preferred since the scaling factor is normally less than two and does not change the SNR drastically. The required scaling on a TMS32020 is achieved by using the SPM (set P register output shift mode) instruction to invoke a right-shift by six bits to implement up to 128 multiply/accumulates without overflow occurring.

For an IIR filter, an overflow can cause an oscillation with full-scale amplitude, thus rendering the filter useless. In general, if the input signal x(n) is sinusoidal, the reciprocal of the gain "s" of the IIR filter is used to prevent output overflows.

For the TMS320 implementation with its double-precision accumulator and P register, scaling down the input sequence by the scaling factor "s" while maintaining a 16-bit accuracy for the coefficients can accomplish the task. For this reason, use of the MPYK instruction for IIR filter implementation is not recommended. Scaling the input signal by a factor "s" results in a degradation in the overall system SNR. Therefore, for IIR filters, it is important to keep the

coefficient quantization errors as small as possible since less accurate coefficients may cause an unstable filter if the poles are moved outside the unit circle. The LAC (load accumulator with shift) instruction on the TMS320 processors easily accomplishes input signal scaling.

In the previous paragraphs, finite wordlength problems associated with digital filter implementation on programmable devices were discussed. The 16-bit coefficients and the 32-bit accumulator of the TMS320 processor help minimize the quantization effects. Special instructions also help overcome problems in the accumulator. These features, in addition to a powerful instruction set, make the TMS32010 and TMS32020 ideal programmable processors for filtering applications.

SOURCE CODE USING THE TMS320

Examples of TMS320 source code for the implementation of two FIR filters and three IIR filters, based on the techniques described in this application report, are contained in the appendixes. Plots of the magnitude response, log-magnitude response, unit-sample response, and other pertinent data precede the filter programs.

Five filter types are presented in the three appendixes

Appendix A Length-80 bandpass FIR filter (TMS32010 and TMS32020)

Appendix B Length-60 FIR differentiator (TMS32010/TMS32020)

Appendix C Fourth-order lowpass IIR filters: direct-form, cascade, and parallel types (TMS32010/TMS32020)

The purpose of the source code is to further illustrate the use of the TMS320 devices for filtering applications and to allow implemention and analysis of these filters. The code is based on the programming techniques discussed earlier in this report.

TMS32020 source code is listed in the appendix for a length-80 FIR filter. The TMS32020 source code for the rest of the filter programs is identical to the TMS32010 code, as explained earlier. TMS32010 and TMS32020 instructions are compatible only at the mnemonic level. TMS32010 source programs should be reassembled using a TMS32020 assembler before execution. For more detail about code migration, refer to the TMS32020 User's Guide appendix, "TMS32010/TMS32020 System Migration," for detailed information.6

These filters were designed using the Digital Filter Design Package (DFDP) developed by Atlanta Signal Processors Incorporated (ASPI). This package runs on either a Texas Instruments Professional Computer or an IBM Personal Computer and can generate TMS320 code for the filter designed. DFDP was used to design the FIR filters with the Remez exchange algorithm developed by Parks and McClellan, and to design the IIR filters by bilinear transformation of an elliptic analog prototype. All plots supplied with the filter programs were produced by DFDP.

Filter design packages, such as DFDP, make the design

and implementation of digital filters straightforward. They allow the DSP engineer to quickly examine a variety of filters and understand the tradeoffs involved in varying the characteristics of the filters. Several digital filter design packages and other useful software support from third parties are described in the TMS32010 Development Support Reference Guide.⁸

All of the TMS320 source code examples have several features in common that depend on the implementation and application. These features include the moving of filter coefficients from storage in program memory to data memory, their representation in Q15 format, and the instructions that control the analog interface used for testing.

The hardware configuration that was used to test these filters included a Texas Instruments analog interface board (AIB) to provide an analog-to-digital and digital-to-analog interface. The sampling rate was 10 kHz in all cases. The filters were driven by a white-noise source, and the frequency response was estimated by a spectrum analyzer. Each filter routine contains several lines of code to initialize the analog interface board. The AIB signals the TMS320 that another input sample is available by pulling the BIO pin low. The TMS320 polls this pin using the BIOZ instruction. The AIB houses a TMS32010 device. In order to use the TMS32020 with the AIB (PN: RTC/EVM320C-06), a specially designed adaptor (PN: RTC/ADP320A-06) must be inserted to convert TMS32020 signals to TMS32010 signals. All of these implementation- and application-dependent sections of code are labeled.

Appendix A provides programs for the implementation of a length-80 linear-phase bandpass FIR filter on the TMS32010 and the TMS32020. The filter has been designed using the Parks-McClellan algorithm. Pertinent data for this filter is as follows:

| Passband | 1.375 | - | 3.625 | kHz |
|--------------------------|--------------|----|--------------|------------|
| Stopbands | 0.0 4.0 | | 1.0 5.0 | kHz kHz |
| Attenuation in stopbands | | -6 | 8.4 | dB |
| Transition regions | 1.0 3.625 | | 1.375 4.0 | kHz kHz |

The figures preceding the program show the magnitude response using a linear scale, the log-magnitude response, and the unit-sample response. Both the magnitude response and the log-magnitude response illustrate the equiripple response expected from using the Parks-McClellan algorithm. The unit-sample response possesses the symmetry that is characteristic of linear-phase FIR filters.

A length-60 FIR differentiator, shown in Appendix B, is also designed using the Parks-McClellan algorithm. Characteristics for the FIR differentiator are listed below.

| Lower band edge | 0.0 | kHz |
|-----------------|-----|-----|
| Upper band edge | 5.0 | kHz |

Desired slope 0.4800
Maximum deviation 0.3172 percent

The log-magnitude resonse is illustrated as well as the unit-sample response, which is antisymmetric for an FIR differentiator. Because the code is written in looped form, there is a dramatic reduction in the amount of program space necessary to implement this filter.

The three filters in Appendix C are fourth-order lowpass IIR filters, designed using the bilinear-transform technique. The first filter is based on a direct-form II structure, the second filter is based on a cascade structure with two second-order direct-form II subsections, and the third filter is based on a parallel structure. These three IIR filters are identical in terms of their frequency response and have the following characteristics:

| Passband | 0.0 | - | 2.5 | kHz |
|-------------------------|------|-----|------|-----|
| Transition region | 2.5 | - | 2.75 | kHz |
| Stopband | 2.75 | - | 5.0 | kHz |
| Attenuation in stopband | -25. | .17 | | dB |

The figures that show the magnitude response, logmagnitude response, phase response, group delay, and the unit-sample response for the three IIR filters are treated as a group and precede the three programs for filter implementation.

Table 1 is a summary of information about the five digital filters that are implemented in the appendixes.

An examination of the length-80 FIR filter implementation reveals the advantages of using a TMS32020 over the TMS32010. The program memory size is reduced by a factor of 15 (11 words vs. 163 words) while execution speed is improved by a factor of 1.8. Since the other filter types do not take advantage of the RPTK/MACD instruction pair, the performance results are the same. For example, a fourth-order cascade-form IIR filter executes at 5.4 μ s using only 27 program memory words.

When implementing linear-phase FIR filters, the designer must choose the right device for the application. If fast execution time and less program memory are essential, then the TMS32020 is the right choice.

The IIR filters are direct transformations of analog filters, exhibiting the same amplitude and phase characteristics as their analog counterparts. IIR filters tend to be more efficient than FIR filters with respect to transitionband sharpness and filter orders required. Although they require less code for implementation than the FIR filters (TMS32010 straightline code), they show great nonlinearity in phase, which limits their use in some applications.

By far the most commonly used IIR structure is the cascade-form realization. It has been shown that proper ordering of the poles and zeroes results in less sensitivity to quantization noise. The Digital Filter Design Package designs IIR filters in cascade form only.

By using a TMS32020 for both FIR and IIR filter implementations, it is possible to design a higher-order filter

Table 1. Summary Table of Filter Programs

| LE | NGTH-80 LIN | EAR-PHASE BANDPASS | FIR (STRAIGHT-LINE CO | DE) |
|-------------------------|-------------|-------------------------------|---------------------------|------------------------|
| CODE | CYCLES | EXECUTION TIME (MICROSECONDS) | PROGRAM MEMORY (WORDS) | DATA MEMORY (WORDS) |
| Straight Line: | | | | |
| TMS32010 | 163 | 32.6 | 163 | 120 |
| TMS32020 (with RPTK) | 90 | 18 | 11 | 161 |
| | LENGT | H-60 FIR DIFFERENTIAT | OR (LOOPED CODE) | |
| CODE | CYCLES | EXECUTION TIME (MICROSECONDS) | PROGRAM MEMORY (WORDS) | DATA MEMORY (WORDS) |
| Looped: | | | | |
| TMS32010/20 | 243 | 48.6 | 11 | 120 |
| | F | OURTH-ORDER LOWPAS | SS IIR FILTERS | |
| STRUCTURE | CYCLES | EXECUTION TIME (MICROSECONDS) | PROGRAM MEMORY (WORDS) | DATA MEMORY (WORDS) |
| Direct-Form II: | | | | |
| TMS32010/20 | 24 | 4.8 | 24 | 16 |
| Cascade: | | | , | |
| TMS32010/20 | 27 | 5.4 | 27 | 18 |
| Parallel: | | | | |
| Parallel: TMS3210/20 | 28 | 5.6 | 28 | 18 |

NOTE: The above performance figures are only given as a reference. They should not be taken as benchmarks since programs can always be improved for better speed and memory efficiency.

than with the TMS32010. The TMS32020 is also ideal for higher-order FIR filters that require single-cycle multiply/accumulate operations.

SUMMARY

A brief review of FIR and IIR digital filters has been given to assist in understanding the fundamentals of digital


filter structure and their implementations using a digital signal processor. Many design examples have also been included to show the tradeoffs between FIR and IIR structures.


This application report has also described methods for implementing FIR and IIR filters with the TMS32010 and TMS32020. The design engineer can now choose between the two devices, depending on the application.


REFERENCES

- A.V. Oppenheim and R.W. Schafer, *Digital Signal Processing*, Prentice-Hall (1975).
- Andreas Antoniou, Digital Filters: Analysis and Design, McGraw-Hill (1979).
 C.S. Burrus and T.W. Parks, Digital Filter Design, John
- b. C.S. Burrus and T.W. Parks, *Digital Filter Design*, John Wiley & Sons (1986).
 b. U. Kaiser, "Wave Digital Filters and Their Significance
- U. Kaiser, "Wave Digital Filters and Their Significance for Customized Digital Signal Processing," Texas Instruments Engineering Journal, Vol 2, No. 5, 29-44 (September - October 1985).
- 5. TMS32010 User's Guide (SPRU001B), Texas Instruments (1985).
- 6. TMS32020 User's Guide (SPRU004A), Texas Instruments (1985).
- Digital Filter Design Package (DFDP), Atlanta Signal Processors Inc. (ASPI), 770 Spring St. NW, Suite 208, Atlanta, GA 30308, 404/892-7265 (1984).
- 8. TMS32010 Development Support Reference Guide (SPRU007), Texas Instruments (1984).

APPENDIX A
LENGTH-80 LINEAR-PHASE PASSBAND FIR FILTER








| LINGAR-PHASE FIRTER | CAMPENDED LINEAR-PHASE FILTER 0059 0024 FPEG CH4 | ******** | ********* | ********* | *************************************** | 0057 0022 | - | CH2 | DATA | >0051 | * 0.249065E-02 |
|--|--|--------------|-----------------|------------------|---|-----------|---|-------|-------|--------|-----------------|
| CHARACTHE PROPAGE FLITER | CHANGE BAND EDGE | | | | | | | CH3 | DATA | >FFE9 | * -0.675043E-03 |
| Characteries Centre Control | SAMPLING FREQUENCY = 10 KHZ BAND 1 BAND 2 BAND 3 0065 0026 FFFBA CH5 COMES 0026 PFFF CH11 BAND 1 BAND 2 0065 0026 FFFF CH11 COMMINAL FLANCE 0.0000 1.3750 4.0000 0065 0026 FFFF CH11 WOMINAL CALN WOMINAL CALN | | LINEA | R-PHASE FIR FIL' | rer | | | CH4 | DATA | >FFE6 | * -0.771385E-03 |
| SAMPLING PREQUENCY = 10 KHZ BAND 1 BAND 2 BAND 3 0065 0059 CH3 DATA NOTES BAND 1 BAND 2 BAND 3 0065 0059 CH3 DATA NOTES BAND 1 BAND 2 BAND 3 0065 0059 CH3 DATA NOTES BAND 1 BAND 2 CH3 DATA NOTES COMMAN ENGE 1.0000 3.0000 0.0000 0059 0059 CH3 DATA NOTES BAND 1 BAND 2 CH3 DATA NOTES COMMAN ENGE 1.0000 3.0000 0.0000 0059 0059 CH3 DATA NOTES WORTHALL CALL CALL CALL CALL CALL CALL CALL | SAMPLING FREQUENCY = 10 KHZ FILTER CHARACTERISTICS LOWER BAND EDGE 0.0000 1.3750 4.0000 0065 0025 0026 0029 CH3 NOMINAL GAIN COLOR 0.0000 0.0000 0066 0026 0028 FFF9 CH11 NOMINAL GAIN COLOR 0.0000 0.0000 0.0000 0066 0026 FFF9 CH11 NOMINAL GAIN COLOR 0.0000 0.0000 0.0000 0066 0026 FFF9 CH11 NOMINAL GAIN COLOR 0.0000 0.0000 0.0000 0066 0026 FFF9 CH11 NOMINAL GAIN COLOR 0.0000 0.0000 0.0000 0066 0026 FFF9 CH11 NOMINAL GAIN COLOR 0.0000 0.0000 0.0000 0066 0026 FFF9 CH11 NOMINAL GAIN COLOR 0.0000 0.0000 0066 0026 FFF9 CH11 NOMINAL GAIN GAIN COLOR 0.0000 0.0000 0066 0026 FFF9 CH11 NOMINAL GAIN GAIN COLOR 0.0000 0.0000 0026 CH15 NOMINAL GAIN COLOR CH12 NOMINAL GAIN COLOR 0.0000 0.0000 0026 CH15 NOMINAL GAIN COLOR CH12 NOMINAL GAIN CH13 NOMINAL GAIN CH12 NOMINAL GAIN CH12 NOMINAL GAIN CH12 NOMINAL GAIN CH13 NOMINAL GAIN CH12 NOMINAL GAIN CH12 NOMINAL GAIN CH12 NOMINAL GAIN CH13 NOMINAL GAIN CH13 NOMINAL GAIN CH13 NO | | LENGTH | -80 BANDPASS FI | CTER | | | CHS | DATA | >FFBA | * -0.212256E-03 |
| Partie Process Partie Characteristics 0066 0069 00 | SAMPLING TREQUENCY LOWER BAND EDGE CHICAGO | | 1 AONAIDAGA ON | 010 01 | | | | 6 F | DATA | >FFB4 | * -0.229530E-02 |
| CHARTER CARRACTERISTICS | PILTER CHARACTERISTICS 0.004 0.005 0.0 | SAMPLI | ING FREQUENCE | 70 NR2 | | | | | 2440 | 0.00 | * -0 194902E-03 |
| COMPAND BAND | COMPAND BAND 2 BAND 3 0065 002A CH10 | | FILT | ER CHARACTERIST | SDI | _ | | CH3 | DATA | 6900< | * 0.322896E-02 |
| NATION PART PAND | NOMINAL RIPPLE NOME 1.3750 0.0000 0.005 0.025 PFEF CH12 | | | | | | | CH10 | DATA | >00A2 | * 0.496452E-02 |
| LOMER BAND EDGE 0.0000 1.3750 4.0000 00050 00050 FFFF (411 DATA PYFFF BAND EDGE 0.0000 1.0000 0.0000 00050 FFFF (411 DATA PYFFF BAND EDGE 0.0001 0.0000 0.0000 00050 FFFF (411 DATA PYFFF BAND EDGE 0.0001 0.0000 0.0000 0.0000 00050 FFFF (411 DATA PYFFF BAND EDGE 0.0001 0.0000 0.0000 0.0000 0010 0.001 | LOWER BAND EDGE | | 63 | | | | | CHII | DATA | >FF6F | * -0.440419E-02 |
| LONG BAND EQUE C.0000 1.4750 4.0000 0.003 0.025 EFE C.0000 0.000 | CAMER BAND EDGE 1.0000 | | | | | | | CH12 | DATA | VFFFE | * -0.314831E-04 |
| NOMINAL GAIN NOMI | NOWING COURT NOW | LOWER | | | | | | CHI | DATA | 75570 | * -0.436169E-U2 |
| NONIMAL STRPLE | NOMINAL CAIN NOMI | UPPER | | .,. | | | | CHI. | DATA | 75.554 | 0.6154/4E-02 |
| NOMINIAN RIPPLE 0.0014 0.0204 0.011010 0.0110 | NOWINAL RIPPLE | NOWINA | | | | | | 5112 | | 9000 | 20-3200120-0- |
| NATIONAL RIPPLE 10 0.007 0.0004 0.012 0.012 0.025 0.014 0.012 0.015 0.01 | NAXIMIN RIPPLE 0.1004 0.1007 0.1017 0. | NOMINA | | 0 | | | | CHIP | DATA | 2000 | * 0.342210E-U3 |
| NEW PART N. 19 | No. | MAXIMU | | | | | | CHI | DATA | 20050 | 0.1010101 |
| Color Colo | Color Colo | RIPPLE | • | | | | | CHIS | DATA | /8104 | * 0.119391E-01 |
| Color Colo | Color Colo | | | | | | | CH19 | DATA | >FEE5 | -0.860811E-02 |
| Color Colo | CH CH CH CH CH CH CH CH | | ů. | ILTER STRUCTURE | | | | CH20 | DATA | >000B | * 0.346738E-03 |
| | Columbia | | | | | | | CH21 | DATA | >FE7F | * -0.117293E-01 |
| Color Colo | Color Colo | | | | | | | CH22 | DATA | >FDBF | * -0.175964E-01 |
| Color Colo | Color Colo | | | | ~ | | | CH23 | DATA | >0192 | * 0.122947E-01 |
| No. | N(0) N(1) | | | | • | | | CH24 | DATA | >FFB5 | * -0.227426E-02 |
| (n) | (n) | | 1 | | 0111 | | | CH25 | DATA | >026A | * 0.188796E-01 |
| N | | | | | | | | 2010 | ATAC. | >0368 | * 0 266348E=01 |
| V (0) V (1) V (2) V (NA-2) V (N-1) 0082 0032 0002 (328) DATA 5000 0000 5000 5 | New York | (L) x | | | _ • | | | 2000 | 4646 | 2000 | 10 3251355 |
| | | - : | - : | - : | - ; | | | 2429 | 4140 | 7000 | * 0 586574F-02 |
| | | > - |) (I)u > | > - | > - | | | 0000 | | 200 | 10-20000000 |
| Constitution Cons | | | | | | | | 01120 | 4640 | 2000 | 10 300545-01 |
| Y(n) 0088 0040 E331 C441 DATA MEMORY DATA MEMORY 1 DATA MEMORY 1 DATA MEMORY 0091 0042 0988 C414 DATA NO998 C4 | YCLES EXECUTION TIME PROGRAM MEMORY DATA MEMORY 0009 0043 0040 0747 CH33 YCLES EXECUTION TIME PROGRAM MEMORY DATA MEMORY 0090 0043 0044 0528 CH35 WORLD WITCHOSECONDS (WORDS) 0090 0044 045 28 CH35 WORLD IB 10 161 0093 0045 EBS CH45 WORLD WITCHOSECONDS 10091 0044 EBS CH45 WORLD WAS CH45 0090 0048 WORLD WAS CH45 0090 0048 WORLD | | - · | - ' | | | | | 45.40 | 20347 | * 0 2563155-01 |
| YCLES EXECUTION TIME PROGRAM MEMORY DATA MEMORY DA | YOLES EXECUTION TIME PROGRAM MEMORY 0008 0043 043 0543 0435 0435 0435 0435 0435 | į | -0/ | | 0-1-1-0-1-1 | | | | e e | VE 620 | 10 1374985-01 |
| YCLES EXECUTION TIME PROGRAM MEMORY DATA MEMORY DA | YCLES EXECUTION TIME PROGRAM MEMORY DATA MEMORY 00090 0041 0948 (1943 1943 1944 | | • | | (u) A | | | 20132 | NIN. | 75530 | 0.13/498E-01 |
| CORE EXECUTION TIME PROGRAM MEMORY DATA MEMORY ODGS 0043 FA3D CH35 DATA NEW ACCES EXECUTION TIME PROGRAM MEMORY DATA MEMORY ODGS 0045 E859 CH35 DATA NEW ACCES NEW | YCLES EXECUTION TIME PROGRAM MEMORY DATA MEMORY 0090 0043 PA3D CH35 (MICROSECONDS) (MORDS) 0090 10044 DA75 MEMORY 0090 10044 DA75 MEMORY 0090 10044 DA75 CH37 MEMORY 0091 1004 DA75 CH37 MEMORY 0091 1004 DA75 CH37 MEMORY DA77 MEMORY 0091 1004 DA75 CH37 MEMORY DA77 MEMORY | | | | | | | 500 | 200 | 0000 | 10-306/206-01 |
| VICTOR EXECUTION TIME PROGRAM MEMORY DATA MEMORY 0091 0044 0752 CH37 DATA 7573 DATA 7574 DATA 75 | YCLES EXECUTION TIME PROGRAM MEMORY DATA MEMORY 0010 0014 0528 CH35 | | | | | | | 5000 | 2140 | 2000 | 10 3002001:0 + |
| YCLES EXECUTION THE PROGRAM MEMONY DATA MEMONY DAT | MICROSECONDS MICROSECONDS | | | | | | | CH35 | DATA | >FA3D | 0.450011E-01 |
| (MICROSECONDS) (WORDS) (WORDS) OU92 U042 E859 (F141 DATA SED) | (MICROSECONDS) (WORDS) | CYCLES | EXECUTION TIME | PROGRAM MEMOR | I DATA MEMORY | | | CH35 | DATA | 2028 | * 0.403833E-01 |
| 90 18 10 161 0093 0047 2057 GH39 DATA > 2057 A 90 18 10 161 0095 0048 2057 GH39 DATA > 2057 A 90 18 10 161 0095 0048 2057 GH39 DATA > 2057 A 90 18 10 161 0095 0048 2057 GH39 DATA > 2057 A 90 18 18 18 18 18 18 18 1 | 90 18 10 161 0094 0404 2052 A183 90 18 1 10 161 0095 048 2057 CH40 100 18 1 10 1 161 0095 048 2057 CH41 100 | - | (MICROSECONDS) | (WORDS) | (WORDS) | | | CH37 | DATA | >EB59 | -0.161339E+00 |
| 1 | 90 18 1 16 10994 00447 2057 CH49 9 | + | | | | | | CH38 | DATA | >DC2A | * -0.279963E+00 |
| 90 18 1 10 161 0095 0048 2057 (441 0 DATA > 22557 ** | 90 18 10 161 0095 0048 2057 CH41 (140 120 120 120 140 | - | | _ | _ | | | CH39 | DATA | >2057 | * 0.352454E+00 |
| | | - 06 | 18 | 01 | 161 | | | CH40 | DATA | >2057 | * 0.352454E+00 |
| REXCLUDING INITIALIZATION AND L/O 0095 0046 B559 CH42 DATA > E559 CH42 DATA > E540 CH4 | REXCLUDING INITIALIZATION AND I/O 0099 1044 8859 CH42 | _ | | _ | _ | | | CH41 | DATA | >DC2A | * -0.279963E+00 |
| EXCLUDING INTIALIZATION AND L/O 1008 0048 0528 (1443 DATA | EXCLUDING INTIALIZATION AND I/O) | | | | | | | CH42 | DATA | >EB59 | * -0.151339E+00 |
| IDT FIRBPASS CH44 DATA > PRAD CH45 CH44 DATA > PRAD CH45 CH45 DATA > PRAD CH45 DATA > PRAD CH45 DATA > CH46 DATA > CH47 DAT | IDT FIRBPASS CH44 | (EXCLUDIA | G INITIALIZATIO | N AND I/O) | | | | CH43 | DATA | >0528 | * 0.403853E-01 |
| IDT FIRBPASS CH45 DATA > 0988 CH45 DATA > 0984 CH45 DATA > | DT 'FIRBPASS' 1010 0.04D 0.098B C.H45 | ********* | *********** | ********** | ************ | | | CH44 | DATA | >FA3D | * -0.450011E-01 |
| IDT FIRBPASS 1010 1046 PATA > 0747 18 | IDT FIREPASS 0.010 1048 CH45 0.02 044 FE25 CH45 0.02 044 FE25 CH45 0.02 044 FE25 CH47 0.02 044 FE25 CH47 0.02 044 FE25 CH47 0.02 044 FE25 CH45 0.03 055 034 CH45 0.03 055 034 CH45 0.03 055 034 CH45 0.03 055 034 CH55 0.03 055 035 CH55 0.03 055 CH55 0.03 055 035 CH55 0.03 055 CH55 | | | | | | | CH45 | DATA | >09BB | * 0.760285E-01 |
| EQU 45 0.102 0.04F FE3.D (**17 DATA **) PATA **) PATA ** | EQU 45 0102 004F FEBJ CH47 EQU 46 0103 0050 0347 CH48 (EQU 47 0103 0050 0347 CH48 (EQU 47 0103 0050 0347 CH49 (EQU 48 0105 0352 FCA CH50 AORG 0 0105 0052 FCA CH50 B START 0107 0054 FDC2 CH52 B START 0100 0055 0368 CH53 E AORG 32 010 0055 0368 CH53 DATA SEROR 4 0110 058 0192 CH56 CH54 0110 0059 FBB CH55 CH55 0110 0057 FBB CH55 CH56 0110 0059 FBB CH55 CH57 0110 0059 FBB CH57 CH57 0110 0 | | 'IRBPASS' | | | | | CH46 | DATA | >0747 | * 0.568720E-01 |
| EQU 46 0103 0050 0347 (848 DATA > 9347 * EQU 47 0104 0051 PAA3 (849 DATA > 974A * EQU 48 0105 0052 FC0A (845 DATA > 976A * AORG 0 0105 0052 FC0A (845 DATA > 970C * B START 0107 0054 FCCZ (845 DATA > 970C * B START 0109 0056 026A (843 DATA > 926B * B START 0109 0056 026A (843 DATA > 926B * B START 0109 0056 026A (843 DATA > 926B * B START 0109 0056 026A (843 DATA > 926B * D START 0100 0057 FEBS (845 DATA > 926B * D START 0110 0057 FEBS (845 DATA > 920B * | EQU 46 0.003 0.050 0.0347 CH48 C EQU 47 0.004 0.051 PAA3 CH48 C EQU 47 0.004 0.051 PAA3 CH49 C EQU 48 0.005 PC0A C H51 C H52 C H52 C H53 C H53 C H54 C H55 C H | | 4.5 | | | | | CH47 | DATA | >FE3D | * -0.137498E-01 |
| (EQU 48 DATA PENA) 8-4 EQU 48 DATA PENA) 8-4 AOMG 0 0106 0051 FCDA CHSO DATA PENA) 8-4 AOMG 0 0107 0054 FDC2 CHS1 DATA PENCOA 8-4 AOMG 0 0107 0054 FDC2 CHS2 DATA PENCOA 8-4 AOMG 0 0108 0055 0156 CHS3 DATA PENCOA 8-4 AOMG 0 0108 0055 0156 CHS3 DATA PENCOA 8-4 AOMG 0 0108 0055 0156 CHS3 DATA PENCOA 8-4 AOMG 0 0108 0055 0156 CHS3 DATA PENCOA 8-4 AOMG 0 0108 0055 0156 CHS3 DATA PENCOA 8-4 AOMG 0 011 0057 FPS5 CHS5 CHS5 CHS5 DATA PENCOA 8-4 AOMG 0 011 0057 FPS5 CHS5 CHS5 CHS5 CHS5 CHS5 CHS5 CHS5 CH | (200 47) (1949 | | 46 | | | | | CB48 | DATA | >0347 | * 0.256315E-01 |
| ## Comparison of the Compariso | ## START 100 0057 PF05 CH50 100 0052 PC0A CH50 100 0052 PC0A CH50 100 0052 PC0A CH50 100 0054 PC0C CH51 100 0054 PC0C CH51 100 0054 PC0C CH52 100 0054 PC0C CH52 100 0055 PC0C CH53 100 0055 PC0C CH53 100 0057 PF05 CH55 100 0057 PF05 CH55 CH55 100 0057 PF05 CH55 CH55 CH55 CH55 CH55 CH55 CH55 CH | | 2 | | | | | CH49 | DATA | >FAA3 | * -0.418954E-01 |
| AORG 0 0106 0053 0000 CHS1 DATA 50000 AORG 0 0106 0053 0000 CHS1 DATA 50000 AORG 0 0107 0054 EPDC CHS2 DATA 50000 AORG 0 0107 0054 EPDC CHS2 DATA 50000 AORG 0 0108 0055 0368 CHS3 DATA 50000 AORG 0 0108 0055 0368 CHS3 DATA 50000 AORG 0 0109 0055 0368 CHS3 DATA 50000 AORG 0 0110 0057 PPBS CHS5 ACT 0 0110 0057 PPBS CHS5 AORG 0 0110 0057 PPBS CHS5 | AORG 0 0106 0053 0000 CHS1 AORG 0 0107 0054 PDC2 CHS2 B START 0108 0055 0166 CH53 B LE AORG 32 0110 0057 PF05 CH55 B TATA SPINC # -0.10751F-02 # 0112 0059 PD0F CH55 | | | | | | | CHSO | DATA | VPC0A | * -0 309240E-01 |
| AONG 0 0107 0054 FDC2 CH52 DATA >FDC2 + - B START 0108 0055 0368 CH53 DATA >FDC2 + - 0108 0055 0368 CH53 DATA > 0368 * * 0109 0056 026A CH54 DATA > 0368 * * 010 0057 FFB5 CH55 DATA > 0368 * * 0110 0057 FFB5 CH55 DATA > 0368 * * 0110 0057 FFB5 CH55 DATA > 0368 * * 0110 0057 FFB5 CH55 DATA > 0368 * * 0110 0057 FFB5 CH57 DATA > 0368 * * 012 0059 FDBF CH57 DATA > 0368 * * 013 0059 FDBF CH57 DATA > 0368 * * 014 0059 FDBF CH57 DATA > 0368 * * 015 0059 FDBF CH57 DATA > 0368 * * 015 0059 FDBF CH57 DATA > 0368 * * | AONG 0 0107 0054 PDC2 CH52 B START 0108 0055 0168 CH53 0109 0055 0168 CH53 0119 0056 026A CH54 0110 0057 PFB5 CH55 012 0059 PBBF CH55 013 0059 PBBF CH55 014 0059 PBBF CH57 | 2 | 0 | | | | | CHS1 | DATA | 2000 | * 0 586574E-02 |
| ADMS 0 0100 0057 1222 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | B STARS 0 0108 0055 0162 CH53 B STARS 0109 0055 0162 CH53 BLE ARG 32 01075 FPB5 CH55 BLE ARG 32 0110 0057 FPB5 CH55 BLE ARG 32 0110 0059 FPB5 CH55 BLE ARG 32 0110 0059 FPB5 CH55 BLE ARG 32 0112 0059 FPB5 CH55 | 040 | | | | | | Caro | 4440 | 2000 | # -0 175126E-01 |
| B START 0.008 UP 0.00 | B START 0108 UD59 UD50 UD50 UD50 UD50 UD50 UD50 UD50 UD50 | AORG | _ | | | 010 / 000 | | CHSZ | DATA | >FDC2 | 0.1/3126E-01 |
| SLE AORG 32 0.1072512-0.2 0.0059 F085 CH55 DATA > 7020 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 | SLE AORG 32 0.107251F-02 * 0.110 0057 FPB5 CH55 0110 0057 FPB5 CH55 0110 0057 FPB5 CH55 012 0057 FPB5 CH55 012 0059 FDBF CH57 0 | B STAF | t | | | 100 8010 | | CHOS | DATA | 20368 | * 0.266148E-UI |
| 0110 005/ FFB5 CH55 DATA >FFB5 = 8 | LLE AORG 32 0110 005 FFB3 CH55 NATA SPINC * -0.107251F-02 * 0112 0059 FDBF CH57 | | | | | 00 6010 | | CH54 | DATA | >0.26A | * 0.188/96E-01 |
| SLE ADGG 32 012058 0132 CH56 DATA > 0111 0058 0132 CH56 DATA > 70192 ** 0112 0058 0192 CH56 DATA > 70192 ** | SLE AORG 32 0192 CH56 0192 CH56 0184 NBPD * -0.107251E-02 * | | | | | 00 0110 | | CHSS | DATA | >FFB5 | * -0.22/426E-02 |
| DATA VERIO * _0 107051E_00 * 0112 0059 FDBF CH57 DATA >FDBF * | DATA SEFUC * -0.107251E-02 * 0112 0059 FDBF CH57 : | X.E | | | | | | CHSP | V.V. | 7610< | * 0.12294/E-01 |
| : | 70-7117/017/0 | | >FFDC * -0. | 107251E-02 * | | | | CH57 | DATA | >FDBF | * -0.175964E-01 |
| | | | | | | | | | | | |

| EMBLER PC 1.0 85.157 16:55:56 08-15-85 PAGE 0004 | | | | >4FP00,*- | | | | YN, PA2 ; OUTPUT THE FILTER RESPONSE y(n) | • | | | | | | | | | | | | | | | | | | | | | | |
|--|--------------|--------------|--------------|------------------------|--------------------------------|---------------|------------------------------|---|-------------------------------|---------------|---------------|---|-------------------------------|------|---------------------------|-------|---|---|------|------|-----------|-------|--------|---|-----------------|--------------|------------------------------|-------------------------|-------------------------|----------------------------|---|
| CRO ASS. | P ARI | o ¥. | | | | | H XN,1 | • | TIVE | | | | | | | | | | | | | | | | | | | | | | |
| ILY MA | LARP | MPYK | | MACD | | APAC | SACH | 100 | ď | 1 | 4 | | | | | | | | | | | | | | | | | | | | |
| 32020 FAMILY MACRO ASSEMBLER | \$ 589 | A000 | | CB4F 5C90 | FF00 | | 692D | 008F E22D | * 0844 0600 | 0800 | * | NO ERRORS, NO WARNINGS | | | | | | | | | | | | | | | | | | | |
| FIRBPASS | 0166 0087 | 0168 0088 | | 01/1 008A 0172 008B | 0080 | | 0175 008E | | 0178 | | 0180 | NO ERRORS, | | | | | | | | | | | | | | | | | | | |
| 7 16:55:56 08-15-85 PAGE 0003 | * * | * * | * * | . 4 | * * * * | * * | * * | * * * | * * | * | * * | * | * * * | | SAMPLING RATE OF 10 KHZ * | | | ACE BOARD | | | | | | USE ARO FOR INDIRECT ADDRESSING POINT TO BLOCK BO | 80 COEPFICIENTS | | USE BLOCK BO AS PROGRAM AREA | BIO PIN GOES LOW WHEN A | NEW SAMPLE IS AVAILABLE | BRING IN THE NEW SAMPLE XN | TO MODE OF THE POST OF THE OF THE PROPERTY OF |
| PC 1.0 85.157 | 0.346738E-03 | 0.119391E-01 | 0.342216E-03 | -0.815474E-02 | -0.438169E-02 -0.314831E-04 | -0.440419E-02 | 0.496452E-02 0.322896E-02 | -0.194902E-03 | 0.231021E-02 -0.229530E-02 | -0.212256E-03 | -0.7713858-03 | 0.249065E-02 | 0.973976E-03 -0.107251E-02 | | SAMPLING | | | TIALIZATION OF THE ANALOG INTERFACE BOARD | | | | | | ; USE ARO | : 80 COEF | | , USE BLO | BIO PIN | , NEW SAM | , BRING I | FAICO |
| | • • | * * | • | 9 | P | • | * * | • | • • | • | * * | * | • • | | | | | HE ANA | | | ۷0 | [Va | FNTS | 00 | | ŧ | | | | | 9 |
| LY MACRO ASSEMBLER | >000B | >0187 | >000B | > PEF4 | >FF70 | >PF6P | >00A2 | >PFF9 | >004B | >FFBA | >PPE6 | >0051 | >001# >FPDC | 1000 | >01F3 | 6 | • | T NO NOI | ۲. | MODE | MODE, PAO | CLOCK | Ü | AR0 AR0,>200 | >4F | CTABLE, *+ | | NXTPT | WAIT | XN, PA2 | 401 / 104 |
| Y MACRO | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | DATA | | DATA | E00 | | IALIZAT | LDPK | TBLR | 00.T | TBLR | PILTER | LARP | RPTK | BLKP | CNPP | 8102 | т. | 2 | |
| 32020 FAMIL | CHS9 | CH61 | CH63 | CH65 | CH66 | СН68 | CH20 | CH71 | CH72 | CH74 | CH75 | CH73 | CH78 CH79 | . : | SMP | START | | TINI . | | | | | * LOAD | | | | | WAIT | | NXTPT | |
| 32020 | 000B FEE5 | 0187 | 8000 | PEF4 | PPFE PPFE | PP6P | 00A2 | FFF9 | 004B | FFBA | 924 | 0051 | PFDC | * | 0113 | 0072 | | | C807 | 582E | E02E | 582F | | 5588 D000 | CB4F | PCA0 | CE05 | FA80 | FF80 0080 | 8230 | 9 |
| FIRBPASS | | 005D | | | | | | | 8900 | | | | 006E 006F | | 0071 | | | | | | | 0077 | | | | 007D 007E | | | 0082 | 0084 | 2000 |
| | | 0116 0117 | | | | | | | | | | | | | | | | | | | | | | | | | | | | 0162 | |




```
20:41:39 08-29-85
PAGE 0004
                                                                                                                                      DUE TO THE SYMMERY OF THE IMPULSE RESPONSE OVER THE SAMPLES OF THE IMPULSE RESPONSE RARE STORED. THIS MEANS THAT * h(N-1-n) = h(n).
 PC2.1 84.107
                                                                                                            COEFFICIENTS ARE INITIALLY * STORED IN PROGRAM MEMORY *
 32010 PAMILY MACRO ASSEMBLER
                               EQU 122
EQU 123
AORG 0
                                                                               B START
                                XN
ONE
                               007A
007B
                                                                              0000
                                                                                                                                                                                            0000
                               01173
01174
01176
01176
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
01177
20:41:39 08-29-85
PAGE 0003
 PC2.1 84.107
 MACRO ASSEMBLER
                              32010 FAMILY
```


| 20:41:39 08-29-85 PAGE 0006 | | | | | | | | | | | | | | | | | | | | |
|---|--|-------------------------|--|---|--|--|----------------------------------|-----------------------------|--------------------------------|----------------|---|----------------------------------|--|--|----------------------------------|----------------------------------|----------------------------------|----------------------------------|---------------------------------|------------------------|
| PC2.1 84.107 | | | | | | | | | | | | | | | | | | | | |
| 32010 FAMILY MACRO ASSEMBLER | MPY H9 LTD XNM69 MPY H10 | LTD XNM68 MPY H11 | LTD XNM67 MPY H12 | LTD XNM66 MPY H13 | LTD XNM65 MPY H14 | LTD XNM64 MPY H15 | LTD XNM63 MPX H16 | LTD XNM62 | /TR Jdw | MPY H18 | LTD XNM60 MPY H19 | LfD XNM59 MPY H20 | LŢD XNM58 MPY H21 | LTD XNM57 MPY H22 | LTD XNM56 MPY H23 | LTD XNMS5 MPY H24 | LTD XNMS4 MPY H25 | LTD XNM53 MPY H26 | LTD XNM52 MPY H27 | LTD XNM51 |
| FIRBPASS 32010 F. | 0282 0052 6D59 * 0283 0284 0053 6B45 00285 0054 6D5A | 0055 | 0289 0290 0057 6843 0291 0058 6D5C | 0292 0293 0059 6B42 0294 005A 6D5D | 0295 0296 005B 6B41 0297 005C 6D5E | 0299 005D 6840 0299 005E 6D5F | 0302 005F 6B3F 0303 0060 6D60 | 0061 | 2900 | 0308 0063 6835 | 0311 0065 6B3C 0312 0066 6D63 | 0314 0067 6B3B 0315 0068 6D64 | 0317 0069 6B3A 0318 006A 6D65 | 0319 0320 006B 6B39 0321 006C 6D66 | 0323 006D 6B38 0324 006E 6D67 | 0326 006F 6B37 0327 0070 6D68 | 0328 0071 6836 0330 0072 6D69 | 0332 0073 6B35 0333 0074 6D6A | 0335 0075 6B34 7 0336 0076 6D6B | 0338 0077 6833 |
| R PC2.1 84.107 20:41:39 08-29-85 PAGE 0005 | * SAMPLING RATE OF 10 KHZ * | * CONTENT OF ONE IS 1 * | * THIS SECTION OF CODE LOADS * * THE FILTER COEFFICIENTS AND * | * OTHER VALUES FROM PROGRAM * * MEMORY TO DATA MEMORY * | | * INITIALIZATION OF ANALOG * * INTERFACE BOARD * | * BIO PIN GOES LOW WHEN A * | * NEW SAMPLE IS AVAILABLE * | * BRING IN THE NEW SAMPLE XN * | | * DUE TO SYMMETRY h(0) = h(79) * * x(n-79) * h(79) * | *h(1) = h(78) * | | | | | | | | |
| Y MACRO ASSEMBLER | DATA >000A DATA >01F3 LDPK 0 | LACK 1 SACL ONE | LARK ARO, CLOCK | LACK SMP LARP ARO TBLR *-,ARI | SUB ONE BANZ LOAD | OUT MODE, PAG | BIOZ NXTPT | B WAIT | IN XN,PA2 | ZAC | LT XNM79 MPY H0 | LTD XNM78 MPY H1 | LTD XNM77 MPY H2 | LTD XNM76 MPY H3 | LTD XNM75 MPY H4 | LTD XNM74 MPY H5 | LTD XNM73 MPY H6 | LTD XNM72 MPY H7 | LTD XNM71 MPY H8 | LTD XNM70 |
| 32010 FAMIL) | DA MD F3 SMP * | | * 62 29 | 2B 80 LOAD 91 | 7B 00 32 | * 8.7 7.9 | 00 WAIT | 360 | 00 NXTPT | * 68 | 4F * | | 4D . | 53 | . 4B . | | . 49 56 | 57 | 58 | . 94 |
| FIRBPASS 32 | 0228 002A 000A 0229 002B 01F3 0230 0231 002C 6E00 | 002D 002E | 002F 0030 | 0238 0031 7E2B 0239 0032 6880 0240 0033 6791 | 0034 0035 0036 | 0243 0244 0037 4878 0245 0038 4979 | 0039 | 0248 003B F900 003C 0039 | 0249 0250 003D 4200 | 0252 003E 7F89 | 0253 0254 003F 6A4F 0255 0040 6D50 | 0257 0041 6B4E 0258 0042 6D51 | 0259 0260 0043 684D 0261 0044 6D52 | 0262 0263 0045 684C 0264 0046 6D53 | 0265 0047 6B4B 0267 0048 6D54 | 0269 0049 6B4A 0270 004A 6D55 | 0272 004B 6B49 0273 004C 6D56 | 0275 004D 6848 0276 004E 6D57 | 0277 0279 0050 6D58 | 0280 0281 0051 6846 |

| 20:41:39 08-29-83 PAGE 0008 | | | | | | | | | | | | | | | | | | | | |
|--------------------------------|----------------|----------------------------------|--|----------------------------------|--|----------------------------------|---|--|--|----------------------------------|--|--|--|--|--|--|--|----------------------------------|-------------------------------|------|
| FC2.1 04.10/ | | | | | | • | | | | | | | | | | | | | | |
| SZOIO FAMILI MACKO ASSEMBLEN | MPY H32 | LTD XNM31 MPY H31 | LTD XNM30 MPY H30 | LTD XNM29 MPY H29 | LTD XNM28 MPY H28 | LTD XNM27 MPY H27 | LTD XNM26 MPY H26 | LTD XNM25 MPY H25 | LTD XNM24 MPY H24 | LTD XNM23 MPY H23 | LTD XNM22 MPY H22 | LTD XNM21 MPY H21 | LTD XNM20 MPY H20 | LTD XNM19 MPY H19 | LTD XNM18 MPY H18 | LTD XNM17 MPY H17 | CTD XNM16 MPY H16 | LTD XNM15 MPY H15 | LTD XNM14 MPY H14 | |
| FINDERSS SZULU FA | 0396 009E 6D70 | 0398 009F 6B1F 0399 00A0 6D6F | 0400 0401 0402 0402 0402 0402 | 0404 00A3 6B1D 0405 00A4 6D6D | 0406 *** 0407 00A5 6B1C 0408 00A6 6D6C | 0410 00A7 6B1B 0411 00A8 6D6B | 0412 0413 00A9 6B1A 0414 00AA 6D6A | 0415 0416 00AB 6B19 0417 00AC 6D69 | 0418 0419 00AD 6B18 0420 00AE 6D68 | 0422 00AF 6B17 0423 00B0 6D67 | 0424 ** 0425 0081 6816 0426 0082 6D66 | 042/ ** 0083 6815 0429 0084 6D65 | 0430 0431 00B5 6B14 0432 00B6 6D64 | 0434 00B7 6B13 0435 00B8 6D63 | 0437 0089 6812 0438 008A 6D62 | 0441 00BC 6D61 | 0444 00BE 6D60 | 0447 00C0 6D5F | 0448 00C1 680E 0450 00C2 6D5E | 0451 |
| PAGE 0007 | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | |
| | MPY H28 | LTD XNM50 MPY H29 | LTD XNM49 MPY R30 | LTD XNM48 MPY H31 | LTD XNM47 MPY H32 | LTD XNM46 MPY H33 | LTD XNM45 MPY H34 | LTD XNM44 MPY H35 | LTD XNM43 MPY H36 | LTD XNM42 MPY H37 | LTD XNM41 MPY H38 | LTD XNM40 MPY H39 | LTD XNM39 MPY H39 | LTD XNM38 MPY H38 | LTD XNM37 MPY H37 | LTD XNM36 MPY H36 | LTD XNM35 MPY H35 | LTD XNM34 MPY H34 | LTD XNM33 MPY H33 | |
| | 0339 0078 6D6C | 0341 0079 6B32 0342 007A 6D6D | 0344 007B 6B31 0345 007C 6D6E | 0347 007D 6B30 0348 007E 6D6F | 0349 0350 007F 682F 0351 0080 6D70 | 0353 0081 6B2E 0354 0082 6D71 | 0355 *** 0356 0083 6B2D ** 0357 0084 6D72 | 0358 0359 0085 6B2C 0360 0086 6D73 | 0361 0362 0087 6B2B 0363 0088 6D74 | 0365 0089 6B2A 0366 008A 6D75 | 0367 0368 008B 6B29 0369 008C 6D76 | 0370 0371 008D 6B28 0372 008E 6D77 | 0373 0374 008F 6B27 0375 0090 6D77 | 0376 0377 0091 6826 0378 0092 6D76 | 0379 0380 0093 6825 0381 0094 6D75 | 0382 0383 0095 6824 0384 0096 6D74 | 0385 0386 0097 6B23 0387 0098 6D73 | 0389 0099 6822 0390 009A 6D72 | 0392 009B 6B21 0393 009C 6D71 | 0394 |

| 0005 6805 | | | | | | | | PAGE 0009 | 000 | . |
|--|------|--------|--------|------------|--------|-----|--------|-----------|--------|----------|
| 00C5 680C | | 0509 1 | ¥ | у H13 | | | | | | |
| 00056 6580C | | | | | | | | | | |
| 00C5 6808 LTD XMM10 00C5 6808 MPY H11 00C5 6809 LTD XMM10 00CC 6809 LTD XMM9 00CD 6807 MPY H8 00D1 6806 LTD XMM7 00D2 6805 MPY H8 00D2 6805 LTD XMM7 00D6 6801 LTD XMM4 00D6 6801 LTD XMM1 00D6 6801 MPY H1 00D6 6801 LTD XMM1 00D6 6801 MPY H1 00D7 6803 MPY | | | 5 ; | WX. | | | | | | |
| 00C2 6808 | | | | | | | | | | |
| 00CS 658 | | | 5 | | | | | | | |
| 00CB 6804 | | | Ĭ | | | | | | | |
| 00C6 6B08 | | | | | | | | | | |
| 00CA 6DSA MPY H10 00CB 6B09 LTD XMM9 00CC 6DS9 MPY H9 00CC 6DS9 MPY H9 00CC 6DS9 MPY H9 00CD 6DS7 MPY H7 00DD 6B06 LTD XMM6 00DD 6DS5 MPY H7 00DD 6B07 LTD XMM6 00DD 6DS5 MPY H7 00DD 6B03 LTD XMM4 00DD 6B03 LTD XMM4 00DD 6B03 MPY H12 00DB 6B01 LTD XMM1 00DB 6B01 MPY H12 00DB 6B01 MPY H12 00DB 6B01 MPY H12 00DB 6B01 MPY H12 00DC 6DS1 MPY H12 00DB 6B01 MPY H12 00DC 6DS1 MPY H13 00DC | | | 5 | D XNM10 | | | | | | |
| 00CC 6599 | | | Æ | γ H10 | | | | | | |
| 00CC 6B09 LTD XNN9 00CC 6B08 RPY H9 00CC 6B08 RPY H9 00CC 6B08 RPY H7 00D0 6B07 RPY H6 00D1 6B06 LTD XNN7 00D1 6B06 RPY H7 00D0 6B07 RPY H6 00D1 6B07 RPY H6 00D1 6B03 RPY H1 00D0 6B03 RPY H1 00D0 6B01 LTD XNN1 00D0 6B01 RPY H1 | | | | | | | | | | |
| 00CC 6059 | | | 5 | | | | | | | |
| 00CE 6508 | | | ž | | | | | | | |
| 00CE 6E88 HTD XBM8 00CE 6E87 MPY H8 00CE 6E87 MPY H8 00DD 6E87 MPY H7 00DD 6E86 LTD XBM6 00D3 6E85 LTD XBM6 00D4 6E85 MPY H6 00D5 6E84 MPY H7 00D6 6E82 LTD XBM4 00D6 6E83 MPY H3 00D9 6E801 LTD XBM4 00D6 6E801 LTD XBM4 00D7 6E801 MPY H1 00D7 6E801 MPY | | | | | | | | | | |
| 000E 6807 | | | 5 i | D XNM8 | | | | | | |
| 000E 6807 LTD XNM7 000D 6806 LTD XNM6 000B 6806 MPY H6 000B 6805 LTD XNM6 000B 6804 MPY H4 000B 6803 LTD XNM4 000B 6801 LTD XNM1 000B 6800 RMPY H1 000B 6800 | | | Ē | | | | | | | |
| 0000 6597 | | | | | | | | | | |
| 0000 6057 MPY H7 0001 6066 LTD XNM6 0002 6056 MPY H5 0005 6054 MPY H5 0006 6053 LTD XNM4 0007 6003 LTD XNM4 0006 6053 MPY H4 0009 6002 LTD XNM3 0009 6001 LTD XNM2 0006 6001 LTD XNM2 0006 6001 LTD XNM2 0006 6001 LTD XNM1 0006 6001 LTD XNM1 0006 6001 MPY H1 0000 | | | 5 ; | ANA C | | | | | | |
| 00D1 6806 | | | Ē | | | | | | | |
| 0002 6956 | | | | , | | | | | | |
| 0002 6055 | | | 5 ! | D XNM6 | | | | | | |
| 0005 6805 LTD XNM5 0005 6804 HPY H5 0005 6804 HPY H4 0007 6803 LTD XNM3 0008 6802 LTD XNM2 0009 6802 RPY H2 0009 6801 LTD XNM2 0006 6801 RPY H2 0000 6801 LTD XNM2 0000 6801 RPY H2 0000 8901 RPY H1 0000 8001 RPY H1 | | | Ē, | | | | | | | |
| 0005 6804 LTD XMM4 0005 6804 MPY H5 0005 6803 LTD XMM3 0009 6802 LTD XMM2 0006 6801 LTD XMM2 0006 6801 LTD XMM2 0006 6801 LTD XMM1 000C 6851 MPY H1 000C 6851 MPY H1 000C 6851 MPY H1 000C 6801 MPY H1 000C 6800 MPY H1 00C 6800 MPY H1 | | | | 1 | | | | | | |
| 0005 6804 HPV NAM 0005 6804 HPV HA 0007 6803 HPV HA 0009 6802 LTD XMM2 0009 6801 LTD XMM2 0006 6801 HPV HZ 0006 6801 HPV HZ 0005 6801 HPV HZ 0006 6801 HPV HZ 0007 6800 HPV HI 0008 6801 HPV HA 0008 6801 HPV HI 0 | | | 51 | C XNMS | | | | | | |
| 00D5 6804 | | | | 2 | | | | | | |
| 0005 6034 HIP HA 0007 6803 LTD XMM3 0008 6053 HPY H3 0009 6802 LTD XMM2 0009 6801 LTD XMM2 0000 6801 HPY H1 0000 897A SACH YM, 1 0000 897A SACH YM, 1 0000 897A SACH YM, 1 | | | | ****** | | | | | | |
| 0000 6053 HPV H3 0000 6052 LTD XNM3 0000 6052 HPV H3 0000 6001 LTD XNM1 0000 6001 LTD XNM1 0000 6001 LTD XNM 0000 6000 LTD XNM 0000 6050 HPV H1 0000 6050 HPV H1 0000 6050 HPV H1 0000 6050 HPV H0 0000 6050 HPV H | | | 3 1 | PANA CO | | | | | | |
| 00D7 6803 HPY H33 HPY H34 H24 H24 H24 H25 HPY H35 HPY | | | • | | | | | | | |
| 0009 6002 | | | | CHINA CHI | | | | | | |
| 0000 6053 | | | 3 5 | CENT OF | | | | | | |
| 00D9 6802 LTD XNM2 00D6 6801 LTD XNM1 00D6 6801 HPY H1 00DF 6800 LTD XNM 00DF 6800 HPY H1 00DF 7F8F APAC 00E0 597A SACH XN,1 00E1 4A7A OUT YN,PAZ ** OUTPUT THE 00E2 9009 B WAIT ** GO GET THE | | | Ē. | 2 | | | | | | |
| 0000 6022 NPY H2 0000 6001 MPY H1 0000 6001 MPY H1 0000 6000 MPY H1 0000 6000 MPY H0 0000 6000 MPY H0 0000 597A APAC 0001 4A7A OUT YN,PAZ * OUTPUT THE 0001 8003 0039 B WAIT * GO GET THE | | | | | | | | | | |
| 0000 6801 HTV HI 0000 6801 HTV HI 0000 6800 LTD XNH 0000 6800 HVY HI 0000 597A SACH YN,1 0001 4A7A OUT YN,PA2 * OUTPUT THE 0001 8003 0039 B MAIT * GO GET THE | | | : 3 | | | | | | | |
| 00DB 6B01 LTD XNM1 00DC 6D51 HPY H1 00DD 6B00 LTD XN 00DE 6B00 MPY H0 00DE 788 AAAC 00E0 597A SACH YN,1 00E1 4A7A OUT YN,PA2 * OUTPUT THE 00E1 4A7A OUT YN,PA2 * OUTPUT THE 00E2 9009 B WAIT * GO GET THE | | | ! | | | | | | | |
| 00DC 6551 | | | 5 | LMNX C | | | | | | |
| 00DE 6203 | | | 1 3 | | | | | | | |
| 00DE 6850 | | | ë • | | | | | | | |
| 000E 6DS0 | | | - | 27 | | | | | | |
| 000E 788 | | | ž | 2 A | | | | | | |
| 00DF 7F8F APAC 00ED 597A SACH YN,1 00E1 4A7A OUT YN,PA2 * OUTPUT THE 00E2 9900 B WAIT * GO GET THE | | | | | | | | | | |
| 00E0 597A SACH YN,1 00E1 4A7A OUT YN,PA2 * OUTPUT THE 00E2 F900 B WAIT * GO GET THE | | | Ą | ,AC | | | | | | |
| 00E0 597A SACH YN,1 00E1 4A7A OUT YN,PA2 * OUTPUT THE 00E2 P900 B WAIT * GO GET THE | | | | | | | | | | |
| 00E1 4A7A * OUT YN,PA2 * OUTPUT THE 00E2 P900 B WAIT * GO GET THE 00E3 0039 | | 597A | S. | CH YN, 1 | | | | | | |
| 00E1 4A7A | | | | | | | | | | |
| 00E2 F900 B WAIT * GO GET THE NEXT 00E3 0039 | | | 3 | IT YN, PA2 | OUTPUT | THE | FILTER | RESPONSE | ۲ ع | * |
| 00£2 F900 B WAIT * GO GET THE NEXT 00E3 0039 | | • | | | | | | | | |
| | | 2 F900 | m | WAIT | | | | * FNIC | | |
| | | | | | | | | | | |
| 0501 | 35 | , | | £ | | | | | | |
| | 2000 | | 507 | | | | | | | |

APPENDIX B LENGTH-60 FIR DIFFERENTIATOR






```
20:43:03 08-29-85
PAGE 0004
       PC2.1 84.107
                                                                                                                                 COEFFICIENTS ARE INITIALLY STORED IN PROGRAM MEMORY
       32010 FAMILY MACRO ASSEMBLER
                                                                           F900
       FIRDIF
                                                                                                      01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
01/75
    20:43:03 08-29-85
PAGE 0003
    PC2.1 84.107
  FAMILY MACRO ASSEMBLER
                                                        HHII

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0000
FIRDIE
```

```
20:43:03 08-29-85
PAGE 0006
                           * OUTPUT THE FILTER RESPONSE y(n) *
                                         GO GET THE NEXT POINT *
 PC2.1 84.107
32010 FAMILY MACRO ASSEMBLER
                            OUT YN, PA2
                                         B WAIT
                  0281 005E 4A7A 0282 0058 4A7A 0283 0058 0048 0057 0048 0050 004E 0288 NO ERRORS, NO WARNINGS
FIRDIF
20:43:03 08-29-85
PAGE 0005
                                                                                                                                                                                                                                                                                                * ARO POINTS TO THE INPUT SEQUENCE *
* ARI POINTS TO THE IMPULSE RESPONSE
                                                                                                                                                                                                                                                                                    * BRING IN THE NEW SAMPLE XN *
                                                                                                                                                                                                                                                                                                                                                                                               * ACCUMULATE LAST MULTIPLY *
                                                                                                      SAMPLING RATE OF 10 KHZ *
                                                                                                                                                                                                                                                  * BIO PIN GOES LOW WHEN A *
                                                                                                                                                                                                                                                               * NEW SAMPLE IS AVAILABLE *
                                                                                                                                                                                                                 * INITIALIZATION OF ANALOG * INTERPACE BOARD
                                                                                                                                        * CONTENT OF ONE IS 1 *
                                                                                                                                                                                                                                    * SET ARP TO ARO *
PC2.1 84.107
32010 FAMILY MACRO ASSEMBLER
                                                                                                                                                LARK ARO,CLOCK
LARK ARI,60
LACK SMP
LARP ARO
TBLR *-,ARI
SUB ONE
BANZ LOAD
                                                                                                                                                                                                                                                                                               LARK ARO,XNM59
LARK ARI,H59
                                                                                                                                                                                                                 OUT MODE, PAG
OUT CLOCK, PAI
                                                                                                                                                                                                                                                                                                                                  LT *-, ARI
MPY *-, ARO
                                                                                                                                                                                                                                                BIOZ NXTPT
                                                                                                                                                                                                                                                                                    IN XN,PA2
                                                                                                                                LACK 1
SACL ONE
                                                                                                                                                                                                                                   LARP ARO
                                                                                                                                                                                                                                                                                                                                                                          BANZ LOOP
                                                                                                                                                                                                                                                                                                                                                                                                            SACH YN, 1
                                                                                                                                                                                                                                                                B WAIT
                    FIRDIF
```

APPENDIX C FOURTH-ORDER LOWPASS IIR FILTERS




| • | | 化分型性 计记录分类 化水石 医乳球 医乳球 医乳球 医乳球 医乳球 医乳球 医乳球性 医乳球性 医乳球性 | | 0058 | • | | | | • |
|----------|--|---|---------------------|--|--------------|---|--------------|---|--|
| • • | 8 | all dango-manda | | 0059 | * * * * * | ***** | **** | ************************************** | **** |
| • • | BLLIP | ELLIPTIC LOWPASS FILTER | œ | | | IDT 'IIR4DIR' | DIR | | |
| × +× + | DIREC | DIRECT-FORM II STRUCTURE | RE | | DN DNMI | EQU 0 | | | |
| | FILTE | FILTER CHARACTERISTICS | | 0064 0002 0065 0003 | DNM2 DNM3 | 2 E | | | |
| * SAM | SAMPLING FREQUENCY = 10 KHZ | 10 KHZ | | | DNM * | EQU 4 | | | |
| * * * | i | BAND 1 | BAND 2 | - | A1 A2 | 800 S 800 6 | | | |
| * LOW. | LOWER BAND EDGE UPPER BAND EDGE | 0.00000 | 2.75000 | 0070 0007 0071 0008 | * \$ \$ | EQU 7 | | | |
| WON * | NOMINAL GAIN NOMINAL RIPPLE | 1.00000 | 0.00000 | | 80 | EQU 9 | | | |
| * MAX | MAXIMUM RIPPLE | 0.05617 | 0.05514 | | 82 | | | | |
| * • | 20 | | 690/1.62- | 0076 000C 0077 000D | 83 84 | EQU 12 EQU 13 | | | |
| . * * | PI | FILTER STRUCTURE | | 0078 0079 000E | MODE | EQU 14 | | | |
| | | | | | N. | EQU 16 | | | |
| | | o ° | | 0082 0011 0083 0012 | XN ONE | EQU 17 | | | |
| | x (n) | 0> | o<- | 0000 | | 0 5004 | | | |
| | eg - | , - , z - | | | | 5 5 5 5 | | | |
| | ->0 | 0 | | 0087 0000 F900 0001 000D | | BSTART | | | |
| | | - · | | | * | | | | |
| | a - 2 | 7 5 P | | 0600 | * COEF | COEFFICIENTS ARE INITIALLY STORED IN PROGRAM MEMORY | RE INITI | ALLY * | |
| | | | | 0091 0092 0002 3845 | . cs. | > DATA | >3845 * | 0.4396070 * | |
| * * * * | | î. | | 0094 0094 0095 0003 E9EE 0096 | * CA2 | DATA > | * 3363< | A2 = -1.172416. THE -1.0 TERN IS IMPLEMENTED WITH A SUB AND A2 CONTAINS -0.172416 = > E9EE. | THE -1.0 TERM ITH A SUB AND 72416 = >E9EE. |
| | s 7 | 2 - | | 0004 | CA3 | | | 0.3859772 * | |
| | ->0 | 0 | | 0099 0005 DDC1 | CA4 | DATA > | >DDC1 * | | |
| | | | | 0000 | CB0 | | >17FA * | 0.1873279 * 0.3360168 * | |
| | 化化合物 医乳腺性 医乳腺性 医乳腺性 医乳腺性 医乳腺性 医乳腺性 医乳腺性 医乳腺性 | "我我就就是我们的我们的我们的我们的我们的我们的我们的我们的我们的我们的我们的我们的我们的我 | ******* | 0103 0008 3D1F | CB2 | DATA > | >3D1F * | 0.4775291 * | |
| * CYCLES | EXECUTION TIME (MICROSECONDS) | PROGRAM MEMORY (WORDS) | DATA MEMORY (WORDS) | 000 A | 80 * | | >17F3 * | 0.1871291 * | |
| ** | - | | | 0107 000B 000A 0108 000C 01F3 | SMP | DATA > | >000A 499 | SAMPLING RATE OF 10 KHZ | 10 KHZ * |
| 74 | e. | 24 | 91 | 000D | START | LDPK 0 | | | |
| | | ************* | 111111111111 | 0111 | * | | | | |

| 4DIR 32010 FAMI | 32010 FAMILY MACRO ASSEMBLER | PC2.1 84.107 20:44:36 08-29-85 | IIR4DIR 32010 FAMIL | 32010 FAMILY MACRO ASSEMBLER | PC2.1 84.107 20:44:36 08-29-85 PAGE 0004 |
|--|-----------------------------------|--|---|------------------------------|--|
| 6 | 300 | | 0168 0036 6D0B | MPY B2 | |
| 15 0010 /00F 16 0011 710A | LARK ARU, CLUCK LARK AR1,10 | * THIS SECTION OF CODE LOADS * * THE FILTER COEFFICIENTS AND * | 0169 * | L'ID DNM1 | |
| 0012 | | * OTHER VALUES FROM PROGRAM * * MEMORY TO DATA MEMORY * | 0171 0038 6D0A | MPY B1 | |
| 0014 6791 | • | | 0173 0039 6B00 0174 003A 6D09 | LTD DN MPY B0 | |
| 21 0016 F400 0017 0013 | BANZ LOAD | | 0175 ************************************ | APAC | |
| 23 0018 7#89 | ZAC | * THIS SECTION SETS THE * | 0178 003C 5910 | SACH YN,1 | * PINISHED FILTER * |
| 001A | SACL DNA1 | * FILTER TO ZERO * | 0180 003D 4A10 | OUT YN, PA2 | * OUTPUT THE FICTER RESPONSE y(n) * |
| 27 001C 5003 28 001D 5004 | SACL DUM3 | | 0181 0182 003E F900 003F 0020 | B WAIT | * GO GET THE NEXT POINT * |
| 29 30 001E 480E 31 001F 490F | OUT MODE, PAO | * INITIALIZATION OF ANALOG * * INTERFACE BOARD | 0183 * 0184 NO ERRORS, NO WARNINGS | END | |
| 0020 | BIOZ NXTPT | * BIO PIN GOES LOW WHEN A * | | | |
| 0021 0024 34 0022 F900 0023 0020 | B WAIT | * NEW SAMPLE IS AVAILABLE * | | | |
| 36 0024 4211 NKTPT | T IN XN,PA2 | * BRING IN THE NEW SAMPLE XN * | | | |
| 38 39 0025 2F11 | LAC XN,15 | * IMPLEMENTATION OF SYSTEM POLES * | | | |
| 40 41 0026 6A01 42 0027 6D05 | LT DNM1 MPY Al | * d(n-1) * a * | | | |
| 44 0028 6C02 45 0029 6D06 46 002A 1F02 47 | LTA DNM2 MPY A2 SUB DNM2,15 | * THIS SECTION IS EQUIVALENT TO * * -1.172416 * DNM2. THE -1.0 * * TERM IS IMPLEMENTED WITH THE * * 50B DNM2,15 AND AZ CONTAINS * * -0.172416 = >595E. | | | |
| 49 50 002B 6C03 51 002C 6D07 | LTA DNM3 MPY A3 | | | | |
| 52 52 52 55 55 55 55 55 55 55 55 55 55 5 | LTA DNM4 MPY A4 | | | | |
| 55 002F 7F8F | APAC | | | | |
| 58 0030 5900 * | SACH DN,1 | | | | |
| 59 60 0031 7F89 | ZAC | | | | |
| 62 0032 6D0D # | MPY B4 | * IMPLEMENTATION OF SYSTEM ZEROES * | | | |
| 64 0033 6803 65 0034 6D0C 66 | LTD DNM3 MPY B3 | * d(n-3) * b * | | ν | |
| 67 0035 6802 | LTD DNM2 | • | | | |

| AS 32010 FAMILY MACRO ASSEMBLER PC2.1 84.107 20:43:59 08-29-85 PAGE 0002 | 0058 0003 DIN EQU 3 0059 0004 DINMI EQU 4 0060 0005 DINME EQU 5 | 0062 0006 B01 EQU 6 0063 0007 B11 EQU 7 0064 0008 B21 EQU 8 | 0065 × 0069 A11 EQU 9 0067 0008 A11 EQU 9 | 000B B02 000C B12 | 822 * *22 A22 | 0010 MODE 0011 CLOCK | | 0081 * AORG 0 | 0084 0000 F900 B START 0001 000E | 0085 * COEPFICIENTS ARE INITIALLY * 0087 * STORED IN PROGRAM MEMORY * | 00089 0002 1F05 CB01 DATA >1F05 * 0.242342 * 0.0089 0003 2B75 CB11 DATA >2F5 * 0.335521 * 0.091 00091 EFP CB11 DATA >1EFP * 0.242117 * | 0092 0093 0005 394D CA11 DATA >394D * 0.447687 * 0094 0006 D889 CA21 DATA >D889 * -0.308310 * | 0096 0007 62F1 CG02 DATA >62F1 * 0,77290 * 0097 0008 26DB CB12 DATA >26DB * 0,303581 * | 0039 0100 000A FEF7 CA12 DATA >FEF7 * -0.008080 * 0101 000B 90EE CA22 DATA >90EE * -0.867723 * | 0103 0103 000C 000A MD DATA > >000A 0104 000D 01P3 SMP DATA 499 * SAMPLING RATE OF 10 KHZ * 0105 SMP 1DDK 0 | *************************************** |
|--|---|---|--|-----------------------|-------------------------------|--------------------------------------|------------------------------|----------------|--|---|--|---|--|--|--|---|
| IIR4CAS | 8888 | 888 | 888 | 888 | 8888 | 388 | 888 | 888 | 88 | 8888 | 3888 | 888 | 88888 | 3555 | 3222 | 323 |
| | | | | 90 00 8AND 2 00 | 2.75000 5.00000 0.00000 | | 000 | 000 | 02 00 00 00 00 00 00 00 00 00 00 00 00 0 | y (n) | -1 00 -1 00 22 00 | | | 1 18 01 | | |
| 20:43:59 08-29-85 PAGE 0001 | | | ACTERISTICS | ND 1 BAND 2 | 2.75000 5.00000 0.00000 | 0.05514 | | | 02 | y (n) | | | | | | |
| | 00 *********************************** | SECTIONS | ACTERISTICS | BAND 2 | 2.75000 5.00000 0.00000 | 0.05617 0.05514 0.47469 -25.17089 | 00 00 FILTER STRUCTURE | | 0 | a v b y 12 12 12 | | | MORY DATA MEMORY (WORDS) | 18 | (EXCLUDING I/O AND INITIALIZATION) | 10 在我们的有名词形式的有名词形式的有名词形式的有名词形式的形式的形式的形式的形式的形式的形式的形式的形式的形式的形式的形式 |

| R4CAS | 32010 | 0 PAMIL | 32010 FAMILY MACRO ASSEMBLER | PC2.1 84.107 | IIR4CAS 32010 PAMILS | 32010 PAMILY MACHO ASSEMBLER | PC2.1 84.107 20:43:59 08-29-85 | ı, |
|---|----------------------|------------|------------------------------------|--|---|------------------------------|-------------------------------------|----|
| | | | | PAGE 0003 | | | PAGE 0004 | • |
| 114 0014 6880 115 0015 6791 116 0016 1014 | 6880 6791 1014 | LOAD | LARP ARO TBLR *-,ARI SUB ONE | * MEMORY TO DATA MEMORY * | 0168 ************************************ | ZAC | | |
| 17 0017 | F400 | | BANZ LOAD | | 0171 003B 6D0D | MPY B22 | | |
| 9 6 | 7880 | • | , . (4) | * THE SECTION SECTION * | 0173 003C 6B01 | LTD D2NM1 | | |
| 120 001A | 2000 | | SACL D2N | * INITIAL STATE OF THE * | 0175 | | | |
| 21 001B | 5001 | | SACL D2NM1 SACL D2NM2 | * FILTER TO ZERO * | 0176 003E 6B00 0177 003F 6D0B | LTD D2N MPY B02 | | |
| 24 001E | 5003 | | SACL DIN | | 0178 ************************************ | APAC | | |
| 25 001F 5005 | 5005 | | SACE DINM2 | | 4 0180 | | | |
| 126 127 0020 4810 128 0021 4911 | 4810 | | OUT MODE, PAO | * INITIALIZATION OF ANALOG * * INTERFACE BOARD * | 0181 0041 5912 0182 ** 0183 ** | SACH YN, I | * FINISHED SECOND CASCADE SECTION * | |
| 53 | | | | | 0184 0042 4A12 | OUT YN, PA2 * | * OUTPUT THE FILTER RESPONSE y(n) * | |
| 130 0022 | F600 | WAIT | BIOZ NXTPT | * BIO PIN GOES LOW WHEN A * | 0185 | £- | # SALOG EXAM SAC EST OF | |
| 131 0024 F900 | F900 | | B WAIT | * NEW SAMPLE IS AVAILABLE * | 0044 0022 | | | |
| 132 | 7 . | | | | 0188 | END | | |
| 133 0026 4213 NXTPT | 4213 | NXTPT * | IN XN, PA2 | * BRING IN THE NEW SAMPLE XN * | NO ERRORS, NO WARNINGS | | | |
| 135 0027 2F13 | 2F13 | | LAC XN, 15 | * START FIRST CASCADE SECTION * | | | | |
| 137 0028 6A04 138 0029 6D09 | 6A04 6D09 | | LT DINMI | * Q (N-1) * * | | | | |
| 39 | | • | | 1, 11 | | | | |
| 141 002B 6D0A | 600A | | LTA DINM2 MPY A21 | | | | | |
| 143 143 002C 7F8F | 7F8F | | APAC | | | | | |
| 144 145 002D 5903 | 5903 | | SACH DIN,1 | | | | | |
| 146 147 002E 7F89 | 7F89 | * | ZAC | | | | | |
| 148 149 002F 6D08 | 6D08 | | MPY B21 | | | | | |
| 150 151 0030 6804 152 0031 6D07 | 6B04 6D07 | | LTD DINMI MPY BII | | | | | |
| .53 154 0032 6803 155 0033 6D06 | 6803 6D06 | | LTD DIN MPY B01 | * FINISHED FIRST CASCADE SECTION * | | | | |
| 156 | | * * • | • | * START SECOND CASCADE SECTION * | | | | |
| 158 159 0034 6C01 160 0035 6D0E | 6C01 | | LTA D2NM1 MPY A12 | * d (n-1) * a * | | | | |
| 162 0036 6C02 163 0037 6D0F | 6C02 6D0F | | LTA D2NM2 MPY A22 | 71 | | | | |
| 164 165 0038 7F8F | 788F | | APAC | | | | | |
| 167 0039 5900 | 2900 | | SACH DON.1 | | | | | |



| IIR4PAR | 32010 | FAMIL: | 32010 FAMILY MACRO ASSEMBLER FRF7 CA12 DATA SPRF7 | R PC2.1 84.107 20:45:18 08-29-85 PAGE 0003 * -0 008080 * | R. 00.00 | 32010 FAMILY MACRO ASSEMBLER DOG MEY COL | PC2.1 84.107 20:45:18 08-29-85 |
|------------------------|---|------------|---|--|--------------------------------------|---|---------------------------------------|
| 600 | 0115 0009 90EE C | CA22 | DATA >90EE | | 0169 0030 6006 * | MPY GUI | |
| ₩00 | 000A 5988 C | ខេ | DATA >5988 | * 0.699476 * | 0171 0031 /F8F | APAL | + 10/10/00 /01/10/00 00/010 /01/01/10 |
| 900 000 | 000B 000A M | G S | DATA >000A | * SAMPLING RATE OF 10 KHZ * | 0172 0032 5914 * 0173 0033 2F12 | LAC XN.15 | START SECOND PARALLEL SECTION * |
| 000 | | START | 0 | | | LT D2NM2 | |
| 000E | 7E01 5013 | | LACK 1 SACL ONE | * CONTENT OF ONE IS 1 * | 0177 0035 6D0D * 0178 0179 0036 6B01 | MPY A22 ** LTD. D2NM1 | : d (n-2) * a * 22 * 22 |
| 0010 | 7010 | * | LARK ARO, CLOCK | * THIS SECTION OF CODE LOADS * | 0180 0037 6D0C 0181 * | MPY A12 | |
| 0011 | 710A 7E0C | | LARK ARI, 10 LACK SMP | * THE FILTER COEFFICIENTS AND * * OTHER VALUES FROM PROGRAM * | | APAC | |
| 013 | | LOAD | LARP ARO | * MEMORY TO DATA MEMORY * | 0184 0039 5900 | SACH D2N,1 | |
| 015 | 0015 1013 | | SUB ONE | | 0186 003A 2F14 | LAC P1,15 | • |
| 0017 | 0013 | | ONAL LOAD | | 0187 0188 003B 6D0B | MPY G12 | |
| | 7889 | | ZAC | * THIS SECTION SETS THE * | 0189 0190 003C 6B00 | LTD D2N | |
| 00 19 00 1A | 5000 | | SACL D2N | * INITIAL STATE OF THE * * FILTER TO 2580 * | | MPY G02 | |
| 001B 5002 | 5002 | | SACL D2NM2 | | 0193 003E 6C0E | LTA C | |
| 0010 | 5003 | | SACL DIN | | 0194 003F 6D12 | MPY XN | |
| 3100 | 5005 | | SACL DINM2 | | 0196 0040 7F8F | APAC | |
| 01P 020 | 001F 480F 0020 4910 | | OUT CLOCK, PA1 | * INITIALIZATION OF ANALOG * * INTERPACE BOARD * | 0198 0041 5911 | SACH YN,1 | FINISHED SECOND PARALLEL SECTION * |
| 0021 | P600 | WAIT | BIOZ NXTPT | * BIO PIN GOES LOW WHEN A * | 0200 0201 0042 4A11 | OUT YN, PA2 | OUTPUT THE PILTER RESPONSE y(n) * |
| 0023 | F900 | | B WAIT | * NEW SAMPLE IS AVAILABLE * | 0203 0043 F900 | B WAIT | GO GET THE NEXT POINT * |
| 52 | | * NXTPT | IN XN, PA2 | * BRING IN THE NEW SAMPLE XN * | 0204 | END | |
| 926 | 0150 0026 2F12 | | LAC XN,15 | * START FIRST PARALLEL SECTION * | NO ERRORS, NO WARNINGS | | |
| 0027 | 6A05 6D09 | | LT DINM2 MPY A21 | * d (n-2) * a * | | | |
| 029 | 0029 6804 0028 6008 | | LTD DINMI | 1 21 | | | |
| 32B | * 002B 7F8F | | APAC | | | | |
| , | * ******** | * | L NIG BORD | | | | |
| , , | 0162 0020 3903 | | anca Din, | | | | |
| 026 | 0164 ************************************ | | MPY G11 | | | | |
| 0166 0167 002F 6803 | * | | LTD DIN | | | | |
| | | | | | | | |