```
Page 1
1
         IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
             BEFORE THE PATENT TRIAL AND APPEAL BOARD
    NVIDIA CORPORATION,
3
                                 S
          Petitioner,
                                 S
4
                                    Case IPR2015-01320
                                 S
                                    Patent No. 6,287,902
    VS.
                                 §
5
                                 S
                                    Case IPR2015-1327
     SAMSUNG ELECTRONICS
                                 §
6
                                    Patent No. 6,287,902
     COMPANY, LTD.,
                                 Ş
                                 Ş
          Patent Owner.
                                 8
8
9
10
                         ORAL DEPOSITION OF
11
                    JACK CHUNG-YEUNG LEE, Ph.D.
                         FEBRUARY 25, 2016
12
                            VOLUME 1 OF 2
13
14
15
16
                   ORAL DEPOSITION OF JACK CHUNG-YEUNG
         LEE, PH.D., produced as a witness at the instance
17
         of the Patent Owner fand duly sworn, was taken in
         the above styled and numbered cause on Thursday,
18
         February 25, 2016, from 9:16 a.m. to 5:25 p.m.,
         before Tamara Chapman, CSR, RPR, CCR (LA) in and
19
         for the State of Texas, reported by computerized
         stenotype machine, at the offices of Regus,
20
         901 Mopac Expressway South, Building 1,
         Suite 300, Austin, Texas.
21
22
23
24
25
         Job No. 103798
```

		Page 2
1	APPEARANCES	
2		
	REPRESENTING PETITIONER:	
3	Mr. Eugene Chiu	
	LATHAM & WATKINS	
4	140 Scott Drive	
	Menlo Park, California 94025	
5		
6	_	
7	Mr. Clement Naples	
	LATHAM & WATKINS	
8	885 Third Avenue	
_	New York, New York 10022	
9		
10	-	
11	Mr. Bob Steinberg	
1.0	LATHAM & WATKINS	
12	355 South Grand Avenue	
13	Los Angeles, California 90071	
14		
15	DEDDECEMENTS DATENTS OFFICE	
13	REPRESENTING PATENT OWNER:	
16	Mr. Naveen Modi	
10	Mr. Chetan Bansal	
17	PAUL HASTINGS 875 15th Street, N.W.	
18	Washington, D.C. 20005	
19		
	_	
20		
	Ms. Bo Moon	
21	O'MELVENY & MYERS	
	610 Newport Center Drive	
22	Newport Beach, California 92660	
23	<u> </u>	
24		
25		

		Page 3
1	* * *	
	EXAMINATION INDEX	
2		
3		Page
	BY MR. MODI	4
4		
5		
6		
	* * *	
7		
	INDEX OF EXHIBITS	
8		
9		Page
	Exhibit 2003	105
10	MOSIS Scalable CMOS Design Rules	
	(Revision 7)	
11	(No Bates - 28 pages)	
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		

Α.

Q.

Yes.

How many times?

24

25

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. One time in ITC and one time in
- 3 arbitration.
- Q. And the testimony in a deposition, at the
- 5 ITC and the arbitration, are these all patent cases?
- ⁶ A. Yes.
- 7 Q. So you understand you're under oath today?
- A. Yes.
- Q. You understand we'll take breaks?
- 10 A. Yes.
- 11 Q. And your lawyer may object, but you have
- to answer anyways unless you're instructed not to
- answer. Do you understand that?
- 14 A. Yes.
- Q. If the question is not clear, let me know
- and I'll rephrase it. If not, I'm going to assume
- you understand it.
- 18 A. Okay.
- Q. Is that clear?
- ²⁰ A. Yes.
- Q. Any reason you cannot testify completely
- and accurately today?
- ²³ A. No.
- Q. Do you have any questions for me?
- A. Not at this point.

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
```

- Q. Okay. Who retained you for this
- 3 proceeding?
- And just for the record, we'll be dealing
- 5 with IPR 2015-1327 today. So who retained you for
- 6 this?
- ⁷ A. NVIDIA.
- Q. And when were you retained?
- A. I'll say early last year, 2015.
- Q. And you submitted a declaration in this
- 11 proceeding?
- A. Yes.
- Q. How much time did you spend preparing your
- declaration?
- A. I don't recall. I really have to look
- back on my record, you know. I spent quite a bit of
- time preparing it.
- You mean both declarations or this
- particular one?
- Q. We can say both.
- 21 A. Okay.
- 0. That's fine.
- A. I will say that including reading all the
- documents and prior art and drafting the declaration,
- discussion with the attorneys working in this case, I

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- would say at least approximately 40, 50 hours per
- 3 declaration, I would say. That's a rough estimate.
- 4 Q. How much money have you charged for your
- services in connection with these proceedings?
- A. For the IPR, these two patents or these
- two declarations? So -- so about 90 hours, let's
- say, times \$475 an hour.
- 9 Q. Other than NVIDIA, are you consulting with
- any other companies regarding patents that are at
- 11 issue?
- 12 A. These patent -- these --
- Q. I'm sorry. Let me rephrase it. Other
- than NVIDIA, are you currently consulting for any
- other companies in patent matters?
- A. Any patents? Not these particular ones?
- 0. (Nods.)
- A. There is one case -- a few cases, I would
- say. And some -- yeah, maybe a couple, two, three
- cases or so.
- 0. Have you submitted declarations in
- proceedings before the Patent Office before?
- A. You mean similar IPR declarations?
- Q. Yes.
- 25 A. Yes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- O. And when was that?
- A. Last year.
- Q. And what were the cases?
- A. Those are related to this case of NVIDIA
- 6 versus Samsung.
- 7 Q. So those are different than the --
- 8 these -- the two proceedings we are here for today
- ⁹ and tomorrow?
- A. That's right.
- Q. Okay. And -- and were the -- did the --
- what patents were at issue? Were they NVIDIA patents
- or Samsung patents in those cases?
- A. These are Samsung's patent, yes.
- Q. Other than the cases you just mentioned,
- have you provided declarations in any other cases
- before the Patent Office?
- A. No, I have not.
- Q. How many times have you been deposed in
- connection with proceedings before the Patent Office?
- A. Before the Patent Office, I don't
- ²² understand that.
- Q. So you're being deposed today, right, for
- proceedings in front of the Patent Office, that are
- before the Patent Office?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. Oh, I see. Okay. So related to IPR?
- Q. That's right.
- 4 A. Once.
- 5 O. So once before?
- A. Once before, yes.
- Q. And that was the Samsung-NVIDIA IPR you
- 8 were talking about?
- A. That's right.
- Q. Did you spend any time preparing for
- 11 today's deposition?
- A. Yes.
- Q. When did you begin to prepare?
- A. Probably a couple weeks ago I started
- reviewing the documents and the prior art.
- Q. Approximately how much time do you think
- you spent preparing for your deposition today?
- A. Probably 20 hours or so. Maybe more. I
- don't know. I haven't looked at the records.
- Q. Did you prepare with anyone for this
- deposition?
- A. What do you mean by that?
- Q. Did you meet with the attorneys to prepare
- for this deposition?
- ²⁵ A. Yes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. Who did you meet with?
- 3 A. With -- with Eugene, Bob, and Clem here.
- Q. Anyone else?
- ⁵ A. No, I don't think so.
- ⁶ Q. And how long did you meet with the
- 7 attorneys?
- 8 A. We met the last couple days, Tuesday and
- Wednesday of this week.
- Q. Did you meet with them before Tuesday and
- Wednesday?
- A. Regarding what?
- Q. Preparing for the deposition.
- 14 A. No, I -- I have not.
- Q. Did you review any documents to prepare
- for your deposition?
- ¹⁷ A. Yes.
- Q. What did you review?
- A. All the declarations, the two declarations
- that I wrote, all the prior art, and the preliminary
- response, and -- and the PTAB decisions. I think
- that's -- there might be some -- some more documents
- that I prepared, but those are the main ones.
- Q. What else comes to mind?
- A. And the, I believe, two IPR petitions that

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 came to my mind at this point. And there is some --
- some other ones, but I can't recall exactly.
- Q. When you say "some other ones," what are
- you referring to, petitions?
- A. No, the -- the two IPR petitions I already
- mentioned. Nothing specific came to my mind at this
- point, but I think there might be something that
- 9 I'm -- that I reviewed, but that didn't come to my
- mind at this point.
- 11 Q. Can you recall anything -- let me withdraw
- 12 that.
- Did you review anything other than the
- things you mentioned and what was submitted with your
- declaration?
- A. Like I said, I think I have, but I don't
- recall exactly what.
- Q. Did you bring anything to help you testify
- 19 today?
- A. My -- my laptop has a lot of -- all the
- documents in there, so during a break I might look
- through it. I don't know.
- Q. And when you said your laptop has a lot of
- documents, what documents are you referring to?
- A. The ones that I mentioned.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. Dr. Lee, you mentioned you looked at the
- two IPR petitions earlier.
- A. Yes.
- ⁵ Q. When was the first time you saw those
- 6 petitions?
- 7 A. I don't recall.
- Q. Was it before today?
- A. Oh, yeah.
- Q. Did you see them in connection with
- preparation of your declaration?
- A. You mean during the last couple days?
- Q. When you were engaged -- let's say when --
- or let me withdraw that.
- Did you see the petition when you were
- preparing your declaration for this case?
- A. I saw them, but I already focused on my
- declarations.
- Q. And why were you looking at them when you
- were working on your declarations?
- A. Well, those are one of the documents that
- was in folder that was given to me.
- Q. The petitions?
- ²⁴ A. Yes.
- Q. And what were you -- why were you engaged

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- for this proceeding?
- 3 A. I don't understand the question.
- 4 Q. What were you asked to do for this
- 5 proceeding?
- ⁶ A. You mean today proceedings?
- 7 Q. For these IPRs.
- 8 A. For the IPRs. Well, I was asked to
- 9 provide technical assistance and my expert opinion on
- the related matters to the IPR.
- Q. And you looked at some -- I think you
- mentioned prior art references in connection with
- your declaration. Right?
- 14 A. Yes.
- Q. And those are discussed in your
- declarations?
- ¹⁷ A. Yes.
- Q. How did you select the references you
- ended up using in your declaration?
- A. Well, as you know, there is an ongoing
- case in the Eastern District of Virginia. So during
- that case we look -- also looked at prior arts, and
- these set of prior arts that is included in the -- in
- these two declaration we felt that -- I felt that
- it's -- those are very strong prior arts, and so,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- therefore, we used them in the IPR.
- Q. How did you locate the prior art?
- 4 A. I don't understand the question.
- Q. How did you -- how did you find this prior
- 6 art that you used?
- A. Well, I worked with the attorneys in this
- 8 case and we search the -- you know, on the web and --
- and also, you know, we searched for prior arts and we
- found these.
- Q. And how -- what did you do to search for
- the prior art?
- A. I myself obviously using, for example,
- patent -- Google Patents search on Google, and the
- attorney also searched in parallel and -- and we
- found these set of prior arts.
- Q. Which one did you find?
- A. I don't recall. I mean, we exchanged so
- many of them. We e-mail each other things that we
- found. So I don't recall exactly which ones I found
- and which ones they found.
- Q. And so the prior art that you searched
- for, you only did searching online?
- A. I mean, we exchanged so many documents, so
- many references. Some I basically look at my

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- collection of books and journal papers on my
- bookshelves, and sometimes I make copies of that and
- scan it, and so I -- I don't -- I mean, there are
- more ways to find prior arts than just search on the
- ⁶ web.
- Q. Did you continue to look for prior art
- 8 after your declaration was submitted in this case?
- A. I don't recall.
- Q. So would you say you're familiar with
- 11 patents?
- A. These particular patents?
- Q. Patents in general.
- A. I don't understand the question. What do
- you mean, "familiar with patents"?
- Q. Would you say you're well-versed in
- patents generally?
- A. I mean, I work with patent cases, so I
- would think that I have some understanding and good
- understanding of what patents are, and I followed a
- number of patents and issued a number of patents.
- Q. Would you say you have a good
- understanding of patent law?
- A. Probably not as much as you do. But some
- understanding.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. Are you offering any legal opinions here?
- A. Well, based on my analysis, I found that
- those patents -- I mean, that particular -- the '902
- 5 patent invalid, and -- and obviously that's a legal
- 6 opinion.
- Q. Earlier you said you had searched for
- prior art for the patent here that's at issue. Is
- 9 that right?
- A. Yes, I've done some searching.
- 11 Q. What words did you use to search?
- A. What what?
- Q. What were some of the words you used to
- search for the patent in question?
- A. Well, there's so many -- so many words
- that I used. The '902 patent talk about etching,
- talk about contact, semiconductors, and so there's so
- many that one can use. I don't -- I don't have the
- complete list for you.
- Q. What comes to mind sitting here today?
- A. Well, like I said, there's semiconductor,
- contact etch, borderless contact, insulator, etch
- selectivity, planarizations, and so on and so forth.
- There's DRAM. D-R-A-M, yes.
- Q. Do you understand what anticipation is?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. As I detail in my declaration, I have a
- section talk about what is anticipation and that the
- ⁴ prior art basically anticipate the claims and the
- ⁵ elements in the -- in the patent.
- Q. What do you mean, "prior art anticipate
- ⁷ the claims"?
- MR. CHIU: Doctor, do you want to
- 9 have your declaration?
- THE WITNESS: Yeah.
- A. May I have my declaration?
- MR. MODI: Counsel, no speaking
- objections.
- A. I'm obviously not an attorney, so I want
- to make sure that I use the right terms in these --
- in these answer when related to legal matters. Is
- that okay?
- O. (BY MR. MODI) That's fine.
- Dr. Lee, your attorney just handed you
- something. Can I see what that is, sir?
- A. (Hands document to Mr. Modi.)
- Q. Dr. Lee, can you identify for me what was
- just handed to you by your attorney?
- A. This is Exhibit 1116.
- Q. And what is it?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. It's Declaration of Dr. Jack Lee in
- Support of Petitions No. 2 for Inter Partes Review of
- ⁴ U.S. Patent No. 6,287,902.
- ⁵ Q. Do you agree this is one of the two
- declarations that we've been discussing today?
- A. Are we discussing both declaration today
- 8 or --
- 9 Q. Well, we've been mentioning both
- declarations. We're going to focus on 1327 today,
- but I think some of the preliminary questioning went
- to both.
- A. Yes, this is one of the two declarations
- that we mentioned today.
- Q. I'm going to note for the record the
- witness has been looking at the LiveNote feed when
- answering the questions.
- So I was asking you earlier --
- A. Am I not allowed?
- MR. NAPLES: You can look at that.
- THE WITNESS: Oh, okay.
- A. Am I not allowed to look at the live feed?
- Q. (BY MR. MODI) Dr. Lee, I'm asking the
- questions.
- 25 A. No, I --

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. So if you could answer my questions, I
- would appreciate it.
- MR. CHIU: You can look at the
- ⁵ live feed.
- THE WITNESS: Okay. Thank you.
- Q. (BY MR. MODI) So, Dr. Lee, I asked you
- 8 about anticipation earlier?
- A. Yes.
- Q. Would you tell me what is your
- understanding of anticipation, sir?
- A. "I understand that anticipation of a claim
- requires that every limitation" -- "every element of
- a claim is disclosed expressly or inherently in a
- single prior art reference, arranged as in the
- 16 claim."
- Q. Where are you reading from, Dr. Lee?
- A. This is on Page 4 of the declaration.
- Q. What does it mean to disclose inherently?
- A. It means that it might not be expressly
- disclosed but is inherent, that a person of ordinary
- skill in the art understand that in this prior art
- reference, that the claim element and each and every
- claim element is expressly or inherently disclosed,
- and so certain claims might not be expressly

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- disclosed, but it is inherent.
- O. So what does "inherent" mean?
- MR. CHIU: Objection; calls for a
- 5 legal conclusion.
- MR. MODI: Counsel, no speaking
- objections, please.
- ⁸ A. "Inherent" means that it is implicitly
- 9 disclosed in this -- in the prior art. The claim
- element is implicitly disclosed, is there.
- Q. (BY MR. MODI) What do you mean,
- "implicitly"?
- A. That means if it -- by not explicitly or
- expressly, but it is disclosed.
- 0. But then what's the difference?
- A. The difference that is one is expressly,
- one is not expressly.
- Q. Can you give me an example?
- MR. CHIU: Objection; legal
- conclusion and beyond the scope.
- A. (Reviewing document.)
- Are you asking an example in this
- declaration or just a general example? I wasn't --
- Q. (BY MR. MODI) Well, you just spent the
- last few minutes looking at your declaration. Did

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- you find any example in your declaration, sir?
- A. I just -- I -- I don't think so. I
- haven't seen any, so -- there might be, but, you
- 5 know, I haven't looked at it too carefully. But let
- 6 me give you perhaps a -- a general example. Is that
- what you like, what is inherent, inherently
- 8 expressed?
- O. Sure.
- 10 A. So --
- MR. CHIU: Again, this is beyond
- the scope of this deposition.
- A. For example, if the claim, let's say --
- say that the substrate is silicon and the prior art
- says the substrate is semiconductor, and when it's
- thermally grown in oxygen and silicon dioxide is
- formed, even though it does not specifically
- expressly say that the semiconductor substrate is
- silicon, when it's thermally grown in oxygen to form
- SiO2, silicon dioxide, I believe that's an example
- that the claim limitation or claim element of the
- substrate being silicon is inherently expressed.
- Q. (BY MR. MODI) And what is the inherent
- ²⁴ disclosure there?
- MR. CHIU: Objection; legal

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- conclusion, beyond the scope.
- 3 A. That the substrate is silicon. That is
- expressly -- inherently disclosed in this example.
- 5 Q. (BY MR. MODI) So in your example, what
- 6 was in the claim, sir?
- 7 MR. CHIU: Objection; legal
- 8 conclusion, beyond the scope of what's in
- 9 Dr. Lee's declaration.
- A. Well, I think, if you read it back, it
- says if the claim says the substrate is silicon.
- Q. (BY MR. MODI) So the claim would say the
- substrate is silicon?
- MR. CHIU: Same objection.
- Q. (BY MR. MODI) Is that right?
- MR. CHIU: Same objection.
- A. That's -- that's the example that I have,
- 18 yes.
- Q. (BY MR. MODI) Okay. And what did you say
- was in the prior art?
- MR. CHIU: Objection; outside the
- scope of Dr. Lee's deposition.
- A. The prior art says the substrate is
- semiconductor, and when it's thermally exposed in
- oxygen, silicon dioxide is formed.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. (BY MR. MODI) And that, in your view, is
- an inherent disclosure of the substrate being
- 4 silicon?
- MR. CHIU: Calls for a legal
- 6 conclusion, outside the scope of Dr. Lee's
- ⁷ declaration.
- A. That's my understanding, that even though
- it does not expressly discloses that the substrate is
- silicon, but it's inherently disclosed.
- MR. STEINBERG: Counsel, at
- 8 o'clock [sic] I want to take a break. I'm
- going to switch out for a call, and I don't want
- to disrupt you. I need to talk to these two
- guys.
- THE WITNESS: May I?
- MR. MODI: Can we finish this line
- of questioning?
- MR. STEINBERG: Sure.
- Q. (BY MR. MODI) So can you not deposit
- silicon on top of nonsilicon, and thermally grow
- silicon oxide from the deposited silicon?
- MR. CHIU: Objection; calls for a
- legal conclusion, outside the scope of Dr. Lee's
- deposition.

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
```

- A. Can you repeat? Because this doesn't make
- 3 sense.
- Q. (BY MR. MODI) Can you not deposit silicon
- on top of nonsilicon and thermally grow silicon oxide
- from the deposited silicon?
- 7 MR. CHIU: Objection; vague,
- outside the scope of Dr. Lee's declaration.
- (Discussion off the record.)
- 10 A. In this example of the prior art, the
- semiconductor wafer does not have a layer of silicon
- deposit on top.
- MR. MODI: Why don't we take a
- 14 break.
- THE WITNESS: Thank you.
- 16 (Break.)
- 0. (BY MR. MODI) Dr. Lee?
- ¹⁸ A. Yes.
- Q. During the break did you talk to your
- attorneys?
- A. Yes. But when I walked in that office
- there, they told me that we cannot talk anything --
- anything substance, so I left the room. I said,
- "Well, let me leave the room."
- And they just said, "You're doing fine.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Fine. Relax." That's it. Nothing else.
- Q. What is your understanding of obviousness?
- MR. CHIU: Calls for a legal
- 5 conclusion.
- A. Well, as I stated in Paragraph 15, that
- 7 "Obviousness of a claim requires that the claim be
- 8 obvious from the perspective of a person of ordinary
- 9 skill in the art, in the relevant art, at the time
- the invention was made."
- So in analyzing obviousness, my
- understanding is that it is important to understand
- the scope of the claim and the level of the skills in
- the relevant art, and the scope and the content of
- the prior art, and the differences between the prior
- art and the claims, and any secondary considerations.
- So "understand that if a technique can be
- used to improve one device and a person of ordinary
- skill in the art would recognize that, that it would
- improve similar devices in the same way, using the
- technique is obvious unless the actual application is
- beyond his or her skill."
- Q. (BY MR. MODI) Dr. Lee, let me just stop
- ²⁴ you --
- ²⁵ A. Yes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. -- for a minute. I obviously have read
- your declaration, sir.
- ⁴ A. Right.
- ⁵ Q. I want to know what is your understanding
- of obviousness.
- 7 A. That is my --
- MR. CHIU: Calls for a legal
- ⁹ conclusion.
- A. That is my understanding.
- Q. (BY MR. MODI) What is stated in
- Paragraph 15 of your declaration?
- A. That's right.
- Q. Okay. You mentioned secondary
- considerations. What is your understanding of
- secondary considerations, sir?
- MR. CHIU: Calls for a legal
- conclusion. Outside the scope of Dr. Lee's
- declaration.
- A. (Reviewing document.)
- I was told secondary consideration, what
- they are, and -- but since I'm not a lawyer and --
- and I just don't recall right at this moment. And --
- yeah, it's -- it's -- my mind is kind of -- have not
- focused on this particular issues of secondary

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- consideration, but hold on one second.
- (Reviewing document.)
- No, I just don't recall the definitions of
- "secondary considerations" at this moment. I'm
- ⁶ really a technical person.
- Q. But your declaration uses the word
- "secondary considerations." Right?
- a. Right.
- Q. And you told me earlier that those should
- be considered in an obviousness analysis. Right?
- A. Right.
- Q. But you're not able to tell me what
- secondary considerations are?
- A. I can tell you the legal definition of
- what is secondary considerations.
- Q. I'm just asking for your understanding
- as -- what understanding of secondary considerations
- did you apply in forming your opinions?
- MR. CHIU: Calls for a legal
- conclusion. Outside the scope of Dr. Lee's
- declaration.
- A. I'm not -- I don't think I've used
- "secondary considerations." I'm not sure. I don't
- think I have used "secondary considerations" in this

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- declaration.
- Q. (BY MR. MODI) So you have not considered
- ⁴ any secondary considerations in your obviousness
- 5 analysis? Would it be fair to say that, that you
- have not considered any secondary considerations in
- your obviousness analysis? Fair?
- 8 MR. CHIU: Outside the scope of
- ⁹ Dr. Lee's declaration.
- A. (Reviewing document.)
- In this declaration I don't think I've
- used secondary considerations. I think that -- that
- was not considered at this point, if I recall
- correctly.
- Q. (BY MR. MODI) What is the difference in
- anticipation and obviousness?
- MR. CHIU: Objection; calls for
- legal conclusion, outside the scope of Dr. Lee's
- declaration.
- Q. (BY MR. MODI) Actually, let me withdraw
- that, Dr. Lee.
- What is your understanding of the
- difference between anticipation and obviousness as
- you have applied it to your declaration?
- MR. CHIU: Objection; calls for a

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- legal conclusion, outside the scope of Dr. Lee's
- 3 declaration.
- A. Well, anticipation is that -- when every
- ⁵ element of the claim is disclosed expressly or
- inherently in the prior art, in a single prior art
- ⁷ reference; and when it is not expressly or inherently
- 8 disclosed, that the claim can still be invalid by
- ⁹ obviousness.
- 0. (BY MR. MODI) Are you finished?
- 11 A. Yes. So when -- when it is not expressly
- or inherently disclosed -- when the element is not
- disclosed expressly or inherently, it can still be
- disclosed by obviousness.
- Q. Can I have you turn to Page 38 of
- Exhibit 1116, which is your declaration.
- Let me know when you're there.
- ¹⁸ A. Page 38?
- 0. Yes, Dr. Lee.
- ²⁰ A. Yes.
- Q. Do you have that in front of you?
- ²² A. Yes.
- Q. Can you go ahead and read Paragraphs 80,
- 81, and 82 into the record for me?
- A. Paragraph 80 says, "Claims 1, 3-5, 7-12,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² 14-16, and 18 are rendered obvious by Lee and
- Yasushige."
- Paragraph 81 says, "Claims 2 and 7 are
- rendered obvious by Lee in combination with Yasushige
- 6 and Nowak."
- Paragraph 82 says, "Claim 6 and 13 are
- 8 rendered obvious by Lee in combination with Yasushige
- ⁹ and the '524 patent."
- Q. So in this particular proceeding and in
- this declaration, do you agree that the only opinions
- you have offered are obviousness opinions?
- MR. CHIU: Objection; vague.
- A. That in this declaration, that my opinion
- is summarized in the paragraph I just read.
- Q. (BY MR. MODI) Dr. Lee, that's not what I
- 17 asked you.
- Let me ask you a different way. Are you
- offering any anticipation opinions in this
- declaration, sir?
- A. (Reviewing document.)
- My opinion is that all the claims are
- rendered obvious and -- and those are the -- my --
- those are the obviousness opinions, yes. And so
- they're not anticipation opinion.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. And can I ask you, sir, can you go back to
- Paragraph 15 of your declaration on Page 5?
- A. Okay.
- ⁵ Q. In that paragraph, and I think you read
- this earlier to me, you say "I understand that it is
- important to understand the scope of the claims."
- Bo you see that?
- A. Yes.
- Q. What do you mean by "understanding the
- scope of the claims"?
- A. It means that it's important to understand
- what the claim encompass, what -- based on the
- perspective of the ordinary skill in the art in those
- relevant arts at the time of the invention.
- Q. And how did you interpret -- or, actually,
- 17 let me withdraw that.
- What standard did you apply to interpret
- the claims in this proceeding?
- MR. CHIU: Objection; vague, calls
- for a legal conclusion.
- MR. MODI: Counsel, you cannot
- make a vague objection. I've been giving you
- leeway. You can only object to form.
- A. Well, the standard I apply is from the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- perspective of a person of ordinary skill in the art
- 3 at the time of the invention --
 - Q. (BY MR. MODI) Then what is the --
- A. -- was made.
- 0. -- time frame?
- 7 A. Say early 1996.
- Q. And where are you getting that from, sir?
- A. What do you mean where do I -- where do I
- get it from?
- 11 Q. How did you come to the early 1996 time
- 12 frame?
- A. When I go through this analysis, I recall
- that as -- that's the time frame that I'm using to
- analyze this -- these two -- these patents and these
- prior art.
- Q. And you said you were applying -- I think
- you mentioned the words "level of ordinary skill"?
- 19 A. Yes.
- Q. What was that level of ordinary skill that
- you're applying here?
- A. Well, as I stated in Paragraph 19, that an
- ordinary skill level of -- a "person of ordinary"
- skill in the art would have had an undergraduate
- degree in electrical engineering (or equivalent

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- subject) together with three to four years of
- post-graduate experience designing semiconductor
- devices and fabrication process" --
- Q. So where are you reading that from, sir?
- ⁶ A. I mentioned Paragraph 19.
- Q. I'm sorry. I missed that.
- A. -- "or a master's degree in electrical

 engineering (or equivalent subject) together with one

 or two years of post-graduate experience in designing

 semiconductor devices and fabrication process."
- Q. You consider yourself an expert in this case. Right?
- 14 A. Yes.
- Q. Would you agree that you are one of extraordinary skill?
- MR. CHIU: Objection; vague, form.
- A. I would say that I'm at least qualified as
 a person of ordinary skill in the art, and I have a
 lot more experience than what is stated here for the
 level of ordinary skill in the art. I have 30 years
 of experience after my Ph.D. degree, and -- and I
 have not just a bachelor's degree in electrical
 engineering, but also a master's degree and a Ph.D.
- degree. So I would say that I'm more than qualified

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- as a person of ordinary skill in the art.
- Q. (BY MR. MODI) So would you agree that
- you're one of extraordinary skill?
- MR. CHIU: Objection; form.
- A. I'm not sure what you mean by
- "extraordinary skill." Definitely exceeding the
- 8 ordinary skill in the art -- of the skill in the art,
- ⁹ yeah.
- 0. (BY MR. MODI) And that is what you
- applied here for your opinions?
- MR. CHIU: Objection; vague.
- A. What do you mean by that?
- Q. (BY MR. MODI) The level that you just
- articulated is what you applied to form your opinions
- in this case?
- MR. CHIU: Objection; vague.
- A. Well, I approach these technical issues
- 19 from the perspective of such a person of ordinary
- skill in the art.
- Q. (BY MR. MODI) But you would agree that
- you exceed the level of skill in the art?
- A. Well, I -- my own level of skill might be
- exceeded the ordinary skill in the art, but I apply
- the standard of the person of ordinary skill in the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- art that I describe in Paragraph 19 from my
- declaration in analyzing the technical issues related
- 4 to this matter.
- ⁵ Q. How did you go about doing that, Dr. Lee,
- given your -- given you exceed the level of ordinary
- 7 skill in the art?
- MR. CHIU: Objection; form,
- outside the scope of Dr. Lee's declaration.
- A. Very carefully.
- Q. (BY MR. MODI) Can you tell me how?
- MR. CHIU: Same objection.
- A. Very, very carefully.
- Q. (BY MR. MODI) I understand you're saying
- very carefully. But how did you divorce your
- knowledge that you have beyond the level of skill in
- forming your opinions?
- MR. CHIU: Objection; form. This
- is all outside the scope of Dr. Lee's
- declaration.
- A. Well, I try to think of it as if I were a
- person of ordinary skill in the art or have only a
- master's degree and only a couple of years of
- post-graduate experience, how would I understand and
- how would I approach these technical issues.

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
```

- Q. (BY MR. MODI) So you erased your
- knowledge beyond what you just articulated to form
- 4 your opinions?
- ⁵ A. Wait.
- MR. CHIU: Objection; form.
- A. No, that's not what I said. I didn't -- I
- 8 didn't say that I raised my knowledge beyond. What
- do you mean by "you raised your knowledge beyond"?
- O. (BY MR. MODI) I said "erased."
- 11 A. Erased. Oh, I thought you -- it says
- "raised."
- THE REPORTER: I heard "raised."
- THE WITNESS: I did too.
- MR. CHIU: Mischaracterizes the
- witness's testimony.
- A. Let me give you an example. When I talk
- to my kids who are in high school and first year of
- ¹⁹ college, I try to think of myself in their
- perspective. Okay? So do I erase all the knowledge
- beyond high school and college?
- I assume that I have the same level of
- understanding and perspective of my kids in
- understanding some of the issues that they're going
- through.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Similarly, in this case, that although I
- have a level of skill might be exceed the ordinary
- skill of the art -- in the art, I still approach
- this -- these technical issue from the perspective of
- such person, such ordinary level of skill in the art.
- 7 Q. (BY MR. MODI) Dr. Lee, we talked about
- 8 anticipation and obviousness earlier?
- A. Yes.
- Q. Do you remember that?
- A. Yes.
- Q. And I took you to Page 38 of your
- declaration. Can you go there again?
- A. Yes. Yes.
- Q. And Paragraphs 80 to 82 summarize your
- opinions in this case. Right?
- A. Yes. In Section IX is a summary of my
- opinions.
- 19 Q. And 80 to 82 list your obviousness
- opinions. Right?
- A. It summarizes my obviousness opinion, yes.
- Q. Do you agree that Lee does not anticipate
- the claims?
- MR. CHIU: Objection; vague,
- beyond the scope of Dr. Lee's declaration.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. (Reviewing document.)
- No, I disagree.
- Q. (BY MR. MODI) In your summary of the
- opinions, you only list obviousness conclusions.
- 6 Right?
- MR. CHIU: Asked and answered.
- A. If you read my declaration, that the
- 9 claims are anticipated and -- and disclosed by Lee,
- and -- and that in some claim, to the extent that --
- in some claim limitation, that to the extent that
- those claim limitation is not explicitly disclosed,
- that those limitations is at least obvious based on
- Lee itself or in combination with other references.
- So the summary opinion basically
- 16 summarizes that those -- these claims are at least
- rendered obvious. And, in fact, a lot of the claim
- limitations and elements -- limitations are disclosed
- explicitly by Lee.
- Q. (BY MR. MODI) So you're changing your
- earlier answer?
- MR. CHIU: Objection; form.
- A. I'm giving you -- I'm clarifying my
- earlier answer.
- Q. (BY MR. MODI) So give me one example.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 A. Well, Claim 1, for example.
- Q. Okay. Can you show me where in your
- declaration? What are you referring to? What
- example are you thinking of?
- A. Claim 1 of -- as an example, from Page 38
- ⁷ to 57 of my declaration.
- Q. But I thought for Claim 1 you were relying
- on another reference in addition to Lee, aren't you?
- A. Only if -- to the -- to the extent that
- the limitation is not explicitly disclosed, that
- limitation is rendered obvious based on Lee, perhaps
- in view of other references.
- Q. And in this case, Yasushige?
- A. In Claim 1, yes.
- Q. Okay. And what is the limitation that you
- believe makes it an obviousness --
- MR. CHIU: Objection; form.
- Q. (BY MR. MODI) -- opinion for Claim 1?
- A. No. I'm saying that in Claim 1, it is
- 21 anticipated and -- but to the extent that it is not
- explicitly disclosed, that the limitation is obvious.
- So I'm not sure what you mean by "I
- believe it makes it an obviousness."
- Q. So when you -- you keep on saying "to the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- extent it's not explicitly disclosed, that limitation
- 3 is obvious."
- ⁴ A. Right.
- ⁵ Q. Do you have a particular limitation in
- mind when you say that, sir?
- A. Well, for example -- Element 1f.
- Q. What page are you looking at?
- ⁹ A. Page 46.
- 0. So what about Element 1f?
- 11 A. You asked me to give an example. I'm
- giving you an example of 1f.
- Q. Right. I understand that. But -- so
- example -- what is it, Element 1f, an example of?
- MR. CHIU: Objection; form.
- A. You asked me to give an example where I
- said to the extent that the limitation is not
- explicitly disclosed, that the limitation, it's
- obvious. And 1f is one such example.
- Q. (BY MR. MODI) Can you go to Page 41 of
- your declaration?
- A. Yes.
- Q. Do you see Element 1c listed there?
- ²⁴ A. Yes.
- Q. Is it your opinion that Lee explicitly

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- discloses the Limitation 1c?
- A. May I have the Lee reference?
- Q. Yes, you may. Before I give it to you,
- 5 can you look at your declaration and tell me what is
- 6 your position based on your recollection?
- 7 MR. CHIU: He asked for -- he
- 8 asked for a reference.
- 9 MR. MODI: Counsel, I will give it
- to him.
- Q. (BY MR. MODI) Please answer it.
- A. Say it again.
- Q. Can you answer the question based on your
- 14 declaration?
- A. Based on my declaration?
- 0. Yes, sir.
- 17 A. Yeah. The declaration disclose that
- the -- that Lee discloses Limitation 1c.
- Q. Does Lee explicitly disclose
- Limitation 1c? That was my question, Dr. Lee.
- A. Well, in light of the figure and also the
- Lee specifications, that -- in my opinion, that 1c is
- disclosed by Lee.
- Q. It is explicitly disclosed by Lee. That
- is your opinion?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. All the evidence disclosed in Lee shows
- 3 the limitations -- meets the limitations of 1c, and
- 4 no evidence -- Lee does not show any evidence
- 5 contrary to the -- to the limitation of 1c.
- Q. Dr. Lee, I don't think you answered my
- question. My question is simple. Does Lee disclose
- 8 Element 1c explicitly? Yes or no.
- A. Yes.
- Q. So you're not relying on obviousness for
- 11 Element 1c. Correct?
- A. Well, like I said, if you give me my --
- the Lee reference, I can point to you that -- not
- just the figure, but also specification -- the
- specification specifically disclose in conjunction
- with the figure that Limitation 1c is met --
- Q. So, again --
- A. -- explicitly.
- Q. So you are not relying on obviousness for
- 20 Element 1c. Correct?
- A. I believe that a person of ordinary skill
- in the art would not have to rely on obviousness for
- Element 1c, but to the extent that this limitation is
- not explicitly disclosed in Lee, that this limitation
- is obvious.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. Dr. Lee, that's not my question. It's
- very simple. I'm asking you for your opinion, sir.
- For Element 1c, are you relying on obviousness? Yes
- or no.
- MR. CHIU: Asked and answered.
- A. No, because the -- Lee discloses that the
- 8 "first patterned conductive layer on said active
- 9 region of the substrate is spaced apart from said
- field region, based on what is disclosed in the
- 11 figures and also in the specification.
- Q. (BY MR. MODI) And you're referring to
- Figure 3(a) here?
- A. All the figures.
- Q. Including Figure 3(a)?
- A. Including Figure 3(a).
- Q. Okay. Can I ask you to go back --
- A. Can I have the Lee reference, please?
- O. I will give it to you.
- A. Can I have it now?
- Q. Again, I will give it to you. We will get
- to it. So I'd like to move on. You've answered my
- question, and I'd like to move on, and then we'll
- come back to it.
- So can I ask you to go to Paragraph 18,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² please.
- 3 A. Yes.
- Q. And in Paragraph 18 you indicate that you
- looked at the prosecution history. Is that right,
- 6 sir?
- ⁷ A. Yes.
- Q. What is your understanding of the
- 9 prosecution history?
- MR. CHIU: Objection; form.
- 11 A. My understanding of the prosecution
- history, if I -- is that --
- Q. (BY MR. MODI) Let me withdraw that.
- I'm just generally asking you, what is
- your understanding of the prosecution history of a
- patent? What does that mean to you?
- MR. CHIU: Objection; form.
- A. Of not -- not specific to '902. I thought
- that's what you were asking.
- O. (BY MR. MODI) Sorry.
- A. Well, during the prosecution of a patent
- to the Patent Office, the patent reviewer will
- 23 provide feedback and make decisions whether they
- accept the patents and the claims or reject. And the
- patent applicant will respond, perhaps, with

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- modifications of the patents and the claims.
- And until the -- that process is called
- 4 prosecution history. It's the process from the start
- 5 of the applications of the -- for the patents and
- 6 until the patent is issued.
- 7 Q. Dr. Lee, can I ask you to go to
- Paragraph 16 in your declaration, Exhibit 1116?
- ⁹ A. Right.
- Q. If you can, just take a minute and read it
- to yourself. And can you let me know when you're
- done reading it?
- A. (Reviewing document.)
- Okay. I'm done.
- Q. You use a term in this paragraph called
- "the broadest reasonable interpretation." Do you see
- 17 that?
- ¹⁸ A. Yes.
- Q. What is your understanding of that term,
- as you applied it to your declaration, sir?
- MR. CHIU: Objection; calls for a
- legal conclusion.
- A. It means that the claim constructions are
- given the widest but reasonable understanding and
- interpretations, but have to be consistent with the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 specification in the patent.
- Q. (BY MR. MODI) I think you said "widest."
- 4 Is that right?
- ⁵ A. Yeah, kind of --
- Q. What do you mean by that?
- 7 A. Very -- not narrow. Very -- very broad,
- 8 the broadest. The -- instead of a very narrow
- interpretation, it's as broad as possible, it's as
- wide as possible.
- Q. Dr. Lee, it sounds like you're reading
- your answer on the live feed. And it seems like you
- have -- you're not happy with the way it was
- transcribed.
- Why don't you go ahead and tell us what
- you -- what is your -- what did you mean by "widest"?
- MR. CHIU: Objection; form.
- A. What I said was the broadest. It is not a
- very narrow -- it is not a narrow interpretation.
- MR. MODI: Okay. Why don't we
- take a break?
- THE WITNESS: Okay.
- 23 (Break.)
- Q. (BY MR. MODI) Dr. Lee, during the break
- did you review any materials?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² A. No.
- Q. Did you talk with your attorneys?
- A. Yes.
- 5 Q. What did you talk about?
- A. I was upset that you didn't give me the
- 7 reference.
- Q. And?
- 9 A. And they said, "Just ask for it."
- Q. Anything else?
- A. That's it.
- Q. And I think during the break, when we came
- back, I see you have some documents in front of you.
- 14 Can you identify those for us, please, for the
- 15 record?
- A. That's exhibit -- one of them is
- Exhibit 1107 that I have been asking for, which is
- the Lee reference. And Exhibit 1013 is "Declaration"
- 19 of Dr. Jack Lee In Support of Petition No. 1 For
- Inter Partes Review of U.S. Patent No. 6,287,902."
- O. Can I see those documents for a minute?
- I'll give them back to you.
- A. (Hands documents to Mr. Modi.)
- MR. MODI: Just for the record,
- just to clarify the record, I'll note

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Exhibit 1013 is from IPR 2015-01320.
- Q. (BY MR. MODI) Dr. Lee, why were you
- 4 looking at Exhibit 1013?
- A. I was just comparing the -- the early --
- 6 the beginning sections of the 1013 in comparison to
- ⁷ 1116, Exhibit 1116, if there is any differences.
- 8 That's all.
- 9 Q. And why were you doing that?
- A. Just curious.
- Q. Did you find any differences?
- A. Based on just a brief scan, I have not.
- The first few pages looks very similar.
- Q. Can I ask you to go to Paragraph 30 of
- your declaration, Exhibit 1116, please?
- 16 A. Yes.
- Q. Let me know -- if you want to read
- Paragraph 30 to yourself, let me know when you're
- done.
- A. (Reviewing document.)
- 21 Yes.
- Q. So you've reviewed the prosecution history
- of the '902 patent. Is that right?
- ²⁴ A. Yes.
- Q. Can I ask you to turn to Paragraph 32 of

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- your declaration?
- A. Yes.
- Q. And why don't you read that to yourself.
- 5 Let me know when you're done.
- ⁶ A. (Reviewing document.)
- ⁷ Yes.
- Q. In this paragraph you mention Michihiro.
- ⁹ Do you see that?
- A. Yes, I see that. Yes.
- 11 Q. What is Michihiro?
- MR. CHIU: Objection; form.
- 13 A. It is one of the prior arts that the
- 14 Patent Office considered.
- Q. (BY MR. MODI) Did you look at Michihiro
- in forming your opinions?
- A. I looked at the file history and -- and
- 18 review Michihiro.
- Q. This Paragraph 32 in Exhibit 1116 relates
- to a non-final rejection. Is that correct?
- A. Yes, in Paragraph 32 it says in a
- non-final rejection that the examiner stated such and
- such, as disclosed in Paragraph 32.
- Q. And in your review of the prosecution
- history you looked at the non-final rejection. Is

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- that right?
- A. Yes, I have.
- Q. Can I ask you to go -- and actually,
- before I go there -- and you see right before
- Paragraph 32 there is a heading that says "Michihiro"
- in view of Chen." Do you see that? It's right
- before Paragraph 32.
- ⁹ A. Yes. Yes.
- Q. And Chen is another reference that the
- examiner was using. Is that correct?
- 12 A. Yes. Chen is one of the references that
- has been considered and cited by the examiner.
- Q. And you also looked at Chen in your -- in
- conjunction with your review of the prosecution
- history?
- A. Yes, I have.
- Q. So can I ask you to go to Page 14, please,
- ¹⁹ sir.
- ²⁰ A. Yes.
- Q. Actually, before I go to Page 14, I'm
- sorry, if I can have you go back to Page 13,
- Paragraph 32 for me.
- 24 A. Okay.
- Q. There you said, "...the examiner stated

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- that Michihiro disclosed in Figs. 2(e), 4(b)..." Do
- you see that?
- 4 A. Yes.
- ⁵ Q. Okay. And then if you go to Page 14 of
- your declaration, I believe you produced Figure 2(e)
- ⁷ there. Is that right?
- A. Yes.
- 9 Q. And then there is another figure that's
- reproduced there. I believe you may have mislabeled
- that. You say it's 4(a), but I believe it's 4(b).
- 12 A. Okay. I'll take your word for it.
- Q. Okay. Let me give you the prosecution
- history. I wanted to ask you a few questions about
- 15 that.
- So, Dr. Lee, I'm going to hand you what
- has been previously marked as Exhibit 1102.
- 18 A. Okay.
- Q. Can you identify this exhibit for me,
- please?
- A. I believe this is a prosecution history of
- the patent 902.
- Q. And we were just discussing that in
- connection with your declaration. Right?
- A. Yeah. We -- on Page 13 we discussed the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- prosecution history of '902 patent.
- Q. And this is the prosecution history you
- 4 reviewed in connection with forming your opinions in
- this case. Right?
- A. Well, in addition to all -- all the
- ⁷ materials that I cited.
- Q. Fair enough. So can I ask you, please, to
- ⁹ turn to Page 097.
- 10 A. Okay.
- 0. And can you confirm for me that Page 097
- is the December 5th, 2000 Office Action that we
- were -- that's discussed in your declaration?
- A. Yeah. The date mailed, according to
- ¹⁵ Page 097, was 12/05/2000.
- Q. So you agree that this is the Office
- Action that you are discussing in your declaration in
- Paragraph 32?
- A. (Reviewing document.)
- Yes, that's -- is related to -- those are
- the material that's discussed in Paragraph 32 and 33
- 22 and 34.
- Q. Okay. So can I have you look at Page 101
- of Exhibit 1102, please?
- ²⁵ A. Okay.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- O. It's the same Office Action?
- A. Yes.
- Q. Right?
- ⁵ A. Right.
- Q. And I'm going to ask you some questions
- about this page. Do you see here the examiner states
- 8 that certain claims are rejected "as being
- 9 unpatentable over Michihiro in view of Chen"? Do you
- see that?
- 11 A. That's what it says there.
- Q. And then on Page 101, the examiner states
- that "Michihiro discloses a field oxide isolation
- layer 2." Correct?
- A. I believe that paragraph simply restate
- the abstract of the Michilino.
- 0. So here the examiner states that
- "Michihiro discloses in Figures 2(e) and 4(b)." Do
- you see that?
- A. And the abstract.
- Q. Right. And then the examiner goes on and
- says "a method of forming." Right? Do you see that?
- A. No. It doesn't say that.
- Q. What does it say?
- A. "Forming a field oxide" -- earlier you

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- said "disclosed a field oxide isolation layer." This
- says "forming a field oxide layer" -- "oxide"
- isolation layer 2." Is that what you're referring
- ⁵ to?
- Q. Yes. So he says -- would you agree that
- the examiner here says "Michihiro discloses a field
- 8 oxide isolation layer 2"?
- ⁹ A. (Reviewing document.)
- 10 Yes. It says that the examiner said that
- Michihiro discloses a list of things, including
- "forming a field oxide isolation layer 2 on field" --
- "on the field region."
- Q. And can I -- you have your declaration in
- 15 front of you?
- A. Yes.
- Q. You were looking at it?
- And when you were looking at the figures
- in your declaration -- do you have those in front of
- you, sir?
- A. Figure 4(b)?
- Q. Right.
- A. And Figure 2(c)?
- Q. Right.
- A. Yes. Or 2(e). I'm sorry.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. Right. So if you look at Figure 4(b) on
- Page 14 of your declaration, do you agree with the
- 4 examiner that Michihiro discloses a field oxide
- isolation layer 2?
- MR. CHIU: Objection; relevance,
- 7 outside the scope.
- A. Yes, I believe that Michihiro discloses
- ⁹ forming a field oxide isolation 2.
- Do you have the Michihiro reference?
- Q. (BY MR. MODI) I can get that for you.
- 12 A. Yes, please.
- 13 Q. Okay.
- A. May I have that, please?
- Q. I will get it for you.
- A. May I have that, please?
- Q. I will get it for you. Let me just ask
- you one more question, and I will give it to you.
- MR. MODI: Just note for record
- the witness turned away from the examining
- 21 attorney and waited for his attorney to give him
- the reference.
- Q. (BY MR. MODI) So do you have the
- Michihiro reference?
- A. First of all, I did not turn away from the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- examining attorney. I simply looked back and -- and
- waiting for the prior art that I asked for since you
- refused to give it to me. So I think you
- mischaracterized my action saying that I turned away
- from the examining attorney. I simply looked back
- and waiting for my prior art.
- O. Fine. You looked back.
- 9 So could you please tell me, what are you
- looking at in front of you right now?
- A. I'm looking at Exhibit 1104.
- Q. And what is Exhibit 1104?
- A. It is the prior art by Michihiro Yamada.
- Q. So is this the reference that you were
- looking for earlier from me?
- A. Yes.
- Q. Okay. So if you can go --
- A. That you refused to give me.
- Q. If you go to Page 101 of Exhibit 1102, I
- asked you earlier whether on Page 101 the examiner
- stated that Michihiro discloses a field oxide
- isolation layer 2. Do you agree?
- MR. CHIU: Objection; relevance,
- outside the scope of Dr. Lee's declaration.
- A. I believe I answered the question already.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 Q. (BY MR. MODI) And what is your answer,
- 3 sir?
- A. If you look back, I said "Yes, I believe
- that Michihiro discloses forming a field oxide
- 6 isolation 2."
- Q. And then my next question was, can you
- look at Figure 4(b) on Page 14 of your declaration
- ⁹ and let me know whether you agree that Michihiro
- discloses a field oxide isolation layer 2.
- MR. CHIU: Objection; relevance,
- outside the scope of Dr. Lee's declaration.
- A. (Reviewing document.)
- Yes. The examiner stated that Michihiro
- discloses a field oxide isolation layer 2. Yes, I
- agree.
- Q. (BY MR. MODI) My question was a little
- different. I said, looking at Figure 4(b), do you
- agree with the examiner's statement?
- A. Well, Figure 4(b) shows layer 2. And
- Figure 4(a) shows the plan view of the schematic of
- this gate structure, n-Channel MOSFET, in the midst
- of being fabricated.
- So it appears that, although in the
- specifications does not say specifically in

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Figure 4(a) and 4(b) what layer 2 is, however, in a
- similar figure, such as Figure 2(a) to Figure 2(e),
- that it show a device separation insulating film 2,
- 5 and a device separation insulating film is a field
- isolation layer.
- Q. So can I ask you to go back to Page 101 of
- 8 Exhibit 1102.
- A. Okay.
- 0. There the examiner states that "Michihiro
- discloses forming a second pattern layer 15 on the
- field isolation layer 2." Do you see that?
- A. It says "simultaneously forming a second
- pattern layer 15 on the field isolation layer 2."
- 15 Yes.
- Q. Do you agree with that statement based on
- your review of Michihiro?
- MR. CHIU: Objection; form,
- outside the scope of Dr. Lee's declaration, lacks
- foundation.
- A. (Reviewing document.)
- In the specification of Hiroshima --
- sorry -- Michihiro, when describing Figure 4(a) and
- Figure 4(b), is a dummy pattern 15 are formed on the
- device separating -- separation insulating film 2.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- So that dummy layer or dummy pattern is
- what the examiner called that -- the second patterned
- layer, and the device separation insulating -- or
- insulation film 2 is what examiner called that the
- field isolation layer 2.
- 7 Q. (BY MR. MODI) So you agreed with the
- 8 examiner?
- 9 A. So I agree that --
- MR. CHIU: Same objections.
- Objection; form, outside the scope of Dr. Lee's
- declaration, lacks foundation.
- A. So I agree that Michihiro discloses
- forming a second patterned layer 15 on the field
- isolation layer 2.
- Q. (BY MR. MODI) So if I can have you now
- look at Page 101 again of Exhibit 1102. The examiner
- states, "Michihiro discloses forming a first pattern
- layer 4a on the active region of the substrate spaced
- apart from the field isolation region." Do you see
- that?
- A. Yes.
- Q. Can you look at Figure 4(b) of Michihiro
- and let me know whether you agree with the examiner?
- MR. CHIU: Objection; form,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- outside the scope of Dr. Lee's declaration, lacks
- foundation.
- A. (Reviewing document.)
- I disagree that Michihiro discloses
- forming a first patterned layer 4a on the active
- region of the substrate spaced apart from the field
- 8 isolation region.
- Q. (BY MR. MODI) And why do you disagree?
- A. Because -- I disagree because in this
- particular prior art -- and that's why I asked for
- this prior art, because it shows more information
- than what I summarize in the declaration.
- In this particular prior art of Michihiro,
- normally it shows the cross-section but also shows
- the plan view of the device. And the device and the
- plan view discloses that the first patterned layer
- 18 4a -- in fact, 4b and 4c -- is not spaced apart from
- the field isolation region.
- Q. And why is that?
- MR. CHIU: Objection; asked and
- answered, form, lacks foundation, outside the
- scope of Dr. Lee's declaration.
- A. As a person of ordinary skill in the art
- would understand from Figure 4(a), which is the plan

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- view of the device, that the first patterned layer
- touches and crosses over the field isolation layer.
- 4 So, therefore, the first patterned layer is not
- spaced apart from the field region.
- 6 Q. (BY MR. MODI) So you would disagree with
- the examiner's interpretation of "spaced apart" here?
- MR. CHIU: Objection; form, lacks
- foundation, outside the scope of Dr. Lee's
- declaration, calls for speculation.
- 11 A. I believe that a device is a
- three-dimensional device. It's not a 1-D or 2-D
- device. So one -- especially in this particular
- patent, it shows not only one cross-section but also
- the plan view of the device. One can see that the
- first patterned layer touches and crosses over the
- field region, so therefore it is not spaced apart.
- So I disagree with the examiner
- interpretation of "spaced apart." I don't know what
- his -- what the examiner interpretation of "spaced"
- 21 apart," but I disagree with the conclusion that the
- examiner made, which is that -- let me read that --
- that "a first pattern layer 4a on the active region
- of the substrate spaced apart from the field
- isolation region."

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
```

- Q. (BY MR. MODI) So for you to determine
- whether something is spaced apart in the context of
- 4 this case, what interpretation are you using,
- 5 Dr. Lee?
- MR. CHIU: Objection; form.
- A. When you say "something," don't -- are you
- 8 referring to the first patterned layer.
- 9 Q. (BY MR. MODI) I'm asking you --
- A. I don't understand what you mean by
- "something is spaced apart."
- Q. So we can go with the first patterned
- layer.
- 14 A. Huh?
- Q. We can go with the first pattern spaced
- apart.
- MR. CHIU: Objection; form.
- A. I still don't understand what you mean by
- "the first pattern is spaced apart."
- Q. (BY MR. MODI) So what I'm asking you
- ²¹ is --
- A. From what?
- Q. Fair enough.
- We were looking at Page 101 of
- Exhibit 1102. Right?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. Yes.
- Q. And there it says "forming a first pattern
- layer 4a on the active region of the substrate spaced
- 5 apart from the field isolation region." Do you see
- 6 that?
- A. Yes.
- Q. And you just told me that, in your
- opinion, Michihiro does not disclose that feature.
- Do you agree?
- 11 A. That is correct.
- 0. Okay. In coming to that answer, what
- interpretation of "spaced apart" are you relying on?
- MR. CHIU: Objection; form.
- A. "Spaced apart" means not touching and not
- crosses over.
- 0. (BY MR. MODI) And that is the
- interpretation you have applied in this case?
- MR. CHIU: Objection; form.
- A. I think that's the interpretation I apply
- in analyzing the '902 patent, and so would a person
- of ordinary skill in the art would apply in analyzing
- the '902 patent and the prior arts.
- Q. (BY MR. MODI) So if a gate extends to the
- field oxide region, is it your opinion that such a

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 gate cannot be spaced apart from the field oxide
- 3 region?
- MR. CHIU: Objection; form, lacks
- foundation, incomplete hypothetical.
- A. Well, Figure 4(a) does show that the gate
- extends to, touches the field region, and even
- 8 crosses over the field region, so the first patterned
- layer, which is what you call the gate, is not spaced
- apart from the field oxide region.
- So if a gate extends to the field oxide
- region, understand that when you say "extend to," it
- means touching or crosses over. Correct? Then it's
- my opinion, and I believe that it is the opinion of a
- person of ordinary skill in the art would conclude
- that such a gate is not spaced apart from the field
- oxide isolation region -- isolation layer. Not
- region. Well, isolation region, isolation layer.
- Q. (BY MR. MODI) Can you ever tell, without
- looking at a plan view of a device, whether the gate
- is spaced apart from the field oxide region?
- MR. CHIU: Objection; form, lacks
- foundation.
- A. Well, there are other ways of concluding
- whether a gate is spaced apart from the field region

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- or not. In addition to looking at the plan view,
- there is other ways of determining that, such as
- description on the -- and the specification or the
- body of the article and other things, such as the
- other cross-section view.
- 7 Q. (BY MR. MODI) So let's look at Michihiro.
- Right. You looked at Figure 4(a) in Michihiro, which
- 9 discloses the plan view. You agree?
- A. Yes, that's what it says. It's a plan
- view showing the schematic structure of the metal
- gate electrodes n-Channel MOSFET.
- Q. Assuming Michihiro did not have
- Figure 4(a), with that assumption, can you tell me
- whether your answer would change?
- MR. CHIU: Objection; form,
- outside the scope of Dr. Lee's declaration, lacks
- foundation, incomplete hypothetical.
- A. If Figure 4(a) is absent from the patent,
- your question is whether one can conclude the gate is
- spaced apart from the field isolation region or not?
- Q. (BY MR. MODI) That's right.
- A. And I believe that without the plan view,
- one would have to look into the specifications to see
- if there's any descriptions of the fabrications or

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- the design of the device to make that conclusion.
- Q. And can you go ahead and look at Michihiro
- 4 and let me know if Figure 4(a) and the corresponding
- description wasn't there, what would your answer be?
- MR. CHIU: Objection; form,
- outside the scope of Dr. Lee's declaration, lacks
- foundation, incomplete hypothetical.
- A. Well, I have not read this for a long
- time, so it's going to take me a while to read
- through this.
- MR. CHIU: Counsel, this is
- outside the scope of his declaration. Do you
- really intend to make him sit here and review
- this patent to answer your question?
- MR. MODI: Counsel, I'll ask you
- not to -- stop making speaking objections and
- coaching the witness. Now you are crossing the
- 19 line.
- MR. CHIU: No, no. I'm addressing
- you. This is outside the scope of his
- declaration.
- MR. MODI: No, no, you're not.
- You're addressing the witness and you have done
- that in the past. So I would --

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- MR. CHIU: This is outside the
- 3 scope of his declaration.
- MR. MODI: Let me finish. Let me
- finish. If you want to go ahead -- why don't you
- ⁶ go ahead then?
- MR. CHIU: I mean, do you want to
- 8 take this up with the PTAB?
- 9 MR. MODI: We can.
- MR. CHIU: Because this is clearly
- outside the scope of his declaration.
- MR. MODI: He has discussed
- Michihiro and the prosecution history in his
- declaration.
- MR. CHIU: And nothing to do with
- these issues.
- MR. MODI: I disagree.
- MR. CHIU: Michihiro has nothing
- to do with these issues.
- Q. (BY MR. MODI) So, Dr. Lee, can you please
- answer my question?
- MR. CHIU: So this is outside the
- scope of his declaration. And you're sitting
- here and making him review an entire patent in
- trying to come up with an answer to your

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² question.
- Same objections, form, outside the
- scope of Dr. Lee's declaration, lacks foundation,
- ⁵ incomplete hypothetical.
- A. Well, even without Figure 4(a), there is
- Figure 2, Figure 1(a), Figure 3(a), Figure 3(b),
- Figure 3(c) of similar devices, Figure 6(a),
- 9 Figure 8(a).
- So without Figure 4(a), one would --
- looking at the other figures, one would conclude that
- if a similar fabrication sequence is used to
- fabricate Figure 4(b), the device shown in
- Figure 4(b), one would conclude that a -- that the
- first patterned layer is not spaced apart from the
- field isolation layer.
- Q. (BY MR. MODI) Okay. What if we took away
- 18 the figures showing the plan view, would your answer
- 19 change?
- MR. CHIU: Again, counsel, this is
- all outside the scope of his declaration. Should
- we address this with the PTAB? We can give them
- a call right now.
- I'm going to instruct the witness
- not to answer any more of this line of

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 questioning. If you want to take it up with the
- 3 PTAB, we can give them a call.
- MR. MODI: So are you instructing
- ⁵ him not to answer?
- MR. CHIU: Yes. This is all
- outside the scope of his declaration.
- MR. MODI: So I haven't heard you
- 9 instruct the witness not to answer.
- MR. CHIU: Okay. Well, I'm going
- to instruct the witness not to answer the
- question. Do you want to call the PTAB?
- MR. MODI: Well, I'll consider it.
- That's fine. If that's your objection, you can
- obviously make it and tell your witness not to
- answer.
- MR. CHIU: Okay. Well, I've
- instructed him not to answer. This is all
- outside the scope of his declaration, form, lacks
- foundation, incomplete hypothetical, so...
- MR. MODI: So is it your position
- that issues relating to "spaced apart" are
- outside the scope of his declaration?
- MR. CHIU: No. There are -- there
- is discussion in his declaration of "spaced"

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- apart," but you're going to a reference that was
- never used in connection with that issue. And he
- 4 has some discussion of Michihiro in the
- declaration. None of that has to do with "spaced
- 6 apart."
- So you're clearly going outside
- the scope of his declaration and you're asking
- him to review a multipage patent on the fly to
- answer vague and incomplete hypotheticals.
- MR. MODI: Okay. You've stated
- your objection and we'll -- we'll consider
- whether we want to call the board or not.
- 14 Let's take a break.
- 15 (Break.)
- Q. (BY MR. MODI) Dr. Lee, welcome back from
- lunch. Did you talk to your attorneys about the
- substance of your testimony during lunch?
- 19 A. No.
- Q. Did you look at any documents during
- 21 lunch?
- ²² A. No.
- Q. Do you have the Lee reference in front of
- ²⁴ you?
- ²⁵ A. Yes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. And just for the record, what exhibit is
- 3 it?
- A. That would be 1107.
- ⁵ Q. Can I have you go to Paragraph 39 of your
- 6 declaration?
- ⁷ A. 39?
- Q. Yes.
- A. Okay.
- Q. Can you read the last sentence of
- Paragraph 39 into the record for us?
- A. "Lee is thus prior art to the '902 patent
- under 35 U.S.C. 102(a)."
- Q. And there do you agree that you're talking
- about Exhibit 1107?
- A. Lee is the prior art, and is in the
- ¹⁷ Exhibit 1007.
- Q. So that sentence refers to Exhibit 1107.
- 19 Right?
- A. Yes, sir. I think so. Yes, I agree.
- Q. Okay. In here you refer to that it's
- prior art under 35 U.S.C. 102(a). What do you mean
- by that?
- A. 102(a) -- let's see. I forgot all these
- 102(b), 102 -- you're the lawyer. Can you explain

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- what is 102(a)? I forgot what this is.
- Q. It's your opinion, Dr. Lee.
- A. Yeah, I know. I do not remember what is
- ⁵ 102(a).
- Q. So sitting here today you don't know what
- you meant when you wrote this?
- 8 A. No, I knew what --
- 9 MR. CHIU: Objection; form.
- A. I knew what I meant when I wrote this.
- The attorney explained to me what is 102(a), but I
- just don't remember all these legal meaning, legal
- terms, 102(a), 102(b), or whatnot. I don't remember.
- Q. (BY MR. MODI) Do you agree with this
- statement, sir?
- A. Yes. When I wrote it, I have a clear
- understanding of what it is, and I agree with it.
- Q. Okay. So what is the basis for that
- 19 statement?
- A. Well, I don't remember exactly what is
- 102(a). However -- that under -- that the basis of
- the statement is that the Lee reference is published
- prior to the '902 patent; in other words, that the
- Lee patent is a printed publication as of March 22,
- 1996. And the Lee patent -- and the '902 patent was

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- filed after that date. The priority date is after
- March 22nd, 1996. Let me see...
- 4 (Reviewing document.)
- The priority date is June 28, 1996. The
- ⁶ '902 patent.
- Q. Can I have you read the statement, the
- 8 second-to-last sentence in Paragraph 39 of your
- ⁹ declaration, Exhibit 1116?
- 10 A. "Based on my understanding of the law
- constituting a printed publication for the purposes
- of prior art, the Korean Patent Office's laying-open
- process is sufficient to make Lee a printed
- publication as of March 22nd, 1996."
- 15 Q. What did you mean when you said "based on
- my understanding of the law constituting a printed
- publication for purposes of prior art"?
- MR. CHIU: Objection; form.
- A. Well, my understanding is that the Lee --
- that the Korean application was filed in August 27 of
- 1994, but, accordingly, that the patent -- Korean
- Patent Office actually published a patent gazette for
- the publications, and that was on March 22nd of 1996,
- which provides all the information that I listed in
- Paragraph 39, the applicant, application number,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- classification code, filing date, inventors,
- application publication number, the date of
- ⁴ publications, the title of the invention and the
- scope of patent claims, the drawings, priority
- 6 claims, summary, and other matters for the Lee
- ⁷ application.
- So, as such, that the priority date is
- 9 March 22nd, 1996, that's my understanding.
- Q. (BY MR. MODI) And where did you gain this
- understanding from?
- A. Well, as you know, I'm not a lawyer. So
- this is an information that the attorney that I work
- with -- attorneys that I work with explained to me
- the process, particularly with the Korean
- applications and the Korean Patent Office and what
- they call the Patent Gazette, and -- and that's how I
- got the information about the process of the
- prosecutions of the Lee patent.
- Q. So it would be fair to say that it was
- based on your discussions with the attorneys?
- MR. CHIU: Objection; form.
- A. (Reviewing document.)
- Well, through the discussion and a clear
- explanations of the process. And if I recall

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- correctly, they even show me some, like -- an
- 3 illustration of what a Patent Gazette looked like.
- And so, yeah, it's -- the understanding of the law is
- ⁵ really through other -- through explanation of the
- legal issues and matters by the attorney, obviously,
- because I'm not a lawyer.
- Q. (BY MR. MODI) Okay. And then here you
- say, "The Korean Patent Office's laying-open
- process." Do you see that?
- A. Right.
- Q. What is your understanding of the Korean
- Patent Office's laying-open process?
- A. I believe that -- my understanding, again,
- if I recall correctly, is that the -- those who get
- access to the Patent Gazette can have and access and
- request for the full Korean applications. That's my
- understanding.
- 19 Q. And how did you gain that understanding,
- ²⁰ Dr. Lee?
- A. Again, I'm not a lawyer. That's explained
- by the attorney that I work with.
- Q. So would it be fair to say that -- well,
- let me ask you this way.
- Do you have any personal knowledge with

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- respect to the Korean Patent Office's laying-open
- 3 process?
- MR. CHIU: Objection; form.
- A. My personal knowledge is a knowledge that
- is taught by my attorney and also previous cases that
- I worked with -- worked on about --
- Q. (BY MR. MODI) So you --
- 9 A. -- about Korean Patent Office. The
- previous cases that I also involved with Korean
- Patent Office, so that -- through that, I also gained
- a little bit of understanding.
- Q. And how did you gain that understanding of
- those previous cases?
- A. Obviously is by explanation with --
- from -- by the attorneys that I work with.
- Q. Okay. So other than the -- what the
- attorneys have told you about the Korean Patent
- Office's laying-open process --
- A. Right.
- Q. -- do you have any other knowledge with
- respect to the Korean Patent Office's laying-open
- 23 process?
- MR. CHIU: Objection; form.
- A. Mostly it's from all the previous cases

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- and current case that attorney explained the legal
- issues, and in this, you know, case, particularly
- about the Patent Office in Korea laying-open process.
- But in the past, I have discussed with
- other colleagues who are also serve as -- serving as
- expert witness, and we discuss, you know, legal
- 8 definitions and things like that. And so other than
- the attorney directly, I also gained a little bit of
- knowledge from discussion with other colleague as
- 11 well.
- 0. (BY MR. MODI) Okay. So let me get this
- straight. So these discussions with your other
- colleagues --
- A. Right.
- 0. -- these related to the Korean office's
- laying-open process?
- A. No, I don't recall. I recall discussion
- of different patent offices at different countries
- and -- but I don't recall a particular laying-open
- processes. And so, yeah, I -- no, it's -- most of it
- is really understanding from the -- education from
- the attorney. And most of the -- no, go ahead.
- Q. Finish your thought.
- A. No. Go ahead.

- 1 JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
- 2 I was going to say, you keep on saying 0.
- "most."

11

Yeah. Α.

it come from?

perhaps we did.

- 5 So I'm trying to get what's left. Ο.
- 6 What's left of what? Α.
- You keep saying most of your knowledge Ο. about this Korean Patent Office's laying-open process is coming from attorneys. So I'm trying to get at, 10 to the extent you have any other knowledge, where did
- 12 I think that the reason why I said "most" Α. 13 is because I don't recall a lot of the conversations 14 that I have with other colleagues and whether we talk 15 about this or not. But I don't recall that. 16
- 17 So you talked -- you asked about Korean 18 Patent Office. We did talk about that. But talking 19 about patent -- what did you say? -- laying-open 20 I don't recall. But that doesn't mean that process? 21 we haven't talked about it. I don't recall.
- 22 Sitting here today, other than you 23 recalling that you've had discussions with attorneys 24 regarding the Korean Patent Office's laying-open 25 process, would it be fair to say that you don't have

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 any other knowledge about the Korean Patent Office's
- laying-open process?
- 1 A. I don't recall.
- ${\tt Q.}$ Sitting here today, you don't have --
- ⁶ A. Yeah, I don't --
- Q. -- have any recollection?
- A. I don't recall whether we have -- whether
- ⁹ I have discussed Korean patents laying-open process
- with attorney other than -- with anyone other than
- 11 attorneys.
- Q. Would it be fair to say that you're an
- expert in semiconductors? Is that right?
- 14 A. Yes.
- Q. And would it be fair to say that you're
- not an expert in Korean Patent Office's laying-open
- 17 process?
- MR. CHIU: Objection; form.
- A. Yeah. I mean, I don't claim to be an
- expert in Korean Patent Office laying-open process.
- No, I'm not.
- Q. (BY MR. MODI) And sitting here today --
- A. I'm sure you -- go ahead.
- Q. Go ahead. Finish your thought.
- A. Oh, I said, I'm sure you are, but I'm not.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. And sitting here today, the only thing you
- can recall in terms of learning about the Korean
- Patent Office laying-open process is from your
- 5 attorneys. Is that right?
- MR. CHIU: Objection; form.
- A. From the -- my attorneys in this and other
- 8 cases. And perhaps other -- other colleagues, but I
- ⁹ don't recall exactly.
- Q. (BY MR. MODI) Do you consider yourself an
- expert who can opine on what is or is not a printed
- publication?
- MR. CHIU: Objection to form.
- A. By legal definition you mean, when you say
- "printed publications"?
- Q. (BY MR. MODI) As it's understood in your
- declaration or as you've used it in your declaration.
- So let me -- let me simplify it for you,
- Dr. Lee. Do you consider yourself as an expert on
- whether a particular publication is a printed
- publication, as you've used the term "printed"
- publication" in your declaration?
- A. Well, I have some opinion of whether the
- particular publication is a printed publication or
- not. But in terms of under the law, I believe that

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- I'm definitely not an expert. But as explained by my
- attorneys and also others, that based on the
- explanation and my understanding of the law,
- particularly related to this case, that a printed
- ⁶ publication for the purpose of the prior art, that
- ⁷ Lee is a printed publication as of March 22nd, 1996.
- Q. Can I have you turn on Paragraph 44.
- ⁹ A. Okay.
- Q. In Paragraph 44 you say, "Yasushige was
- published on March 31st, 1995 and is thus prior art
- to the '902 patent under 35 U.S.C. Section 102(b)."
- Do you see that?
- 14 A. Yes.
- Q. Do you feel you're qualified to make
- representations about whether a prior reference is
- prior art under a particular statute?
- MR. CHIU: Objection; form.
- A. May I see Yasushige?
- Q. (BY MR. MODI) I'll give it to you.
- (Hands document to witness.)
- A. Thank you, sir.
- So do you have a question? I'm sorry.
- "Do you remember representations about
- whether a prior art" --

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. Dr. Lee, let me ask my question again.
- A. Okay.
- Q. Do you consider yourself -- so do you
- 5 consider yourself to be an expert who can opine on
- 6 whether a particular patent or patent publication is
- 7 prior art under the particular section of this
- 8 statute?
- 9 MR. CHIU: Objection; form, lacks
- 10 foundation.
- 11 A. You mean particular -- by particular
- sections of the statute, you mean, like, 35 U.S.C.
- 102(b) or 102(a)? No, I'm not an expert in that,
- although I know that the Yasushige was published in
- ¹⁵ March 31st, 1995.
- Q. (BY MR. MODI) Dr. Lee, you've answered my
- question, so I need to move on.
- MR. CHIU: Do you have anything
- you want to clarify?
- If he wasn't finished, don't cut
- 21 him off.
- O. (BY MR. MODI) Your counsel can ask you on
- redirect if he has questions. I think I'm going to
- move on.
- MR. CHIU: Did he cut you off?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- THE WITNESS: I'd like to clarify
- 3 my answer.
- Q. (BY MR. MODI) Dr. Lee, you can clarify
- your answer, like I said, when your attorney asks you
- ⁶ questions on redirect.
- A. Well, it was published March 31st, 1995,
- 8 so therefore it is a prior art to the '902 patent.
- And, by the way, it was not before the
- examiner during the prosecution of the '902 patent.
- MR. MODI: Move to strike that as
- nonresponsive.
- Q. (BY MR. MODI) Can we go to the Lee
- reference, please?
- A. What exhibit is this?
- 0. 17-6.
- A. I beg your pardon?
- Q. I'm sorry. It's 1107. Do you have it?
- 19 A. Yes.
- Q. Do you have it?
- ²¹ A. Yes.
- Q. Do you agree that the Lee reference
- describes a fabrication method for a semiconductor
- device?
- MR. CHIU: Objection; form.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. Well, on a high level, the Lee reference
- relates to fabricating a semiconductor device. But
- 4 more specifically, it's related to or pertained to a
- method of fabricating a semiconductor device in which
- the characteristics of the device is improved by
- ⁷ securing an alignment margin when it's forming the
- 8 contact hold. So it's not -- it is related to
- ⁹ fabrication of semiconductor device.
- Q. (BY MR. MODI) Can I have you look at
- Figure 1 of Lee. Do you agree that it describes the
- prior art structure?
- A. Figure 1 of the drawing is a drawing of
- the prior art of Lee, yes.
- Q. Do you agree that the prior art structure
- includes a gate 14 on a semiconductor substrate 11?
- A. (Reviewing document.)
- Yeah, in Figure 1(a) it disclosed the
- cross-section view of a semiconductor device in which
- a MOS gate, M-O-S, gate 14 is formed on a
- semiconductor substrate, 11.
- Q. So the answer is yes? I'll ask you again.
- The prior art structure in Figure 1 of Lee
- includes a gate 14 on a semiconductor substrate 11?
- MR. CHIU: Asked and answered.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² Objection.
- A. You're referring to Figure 1(a) or
- Figure 1(b)?
- Q. (BY MR. MODI) Figure 1(a).
- A. Figure what?
- 7 Q. 1(a).
- 8 A. 1(a).
- 9 MR. CHIU: Objection; asked and
- answered.
- 11 A. Yes. I mentioned that as -- the prior art
- structure in Figure 1(a) shows an MOS gate No. 14 on
- a semiconductor substrate 11.
- Q. (BY MR. MODI) So the gate 14 is a gate of
- a MOSFET. Right?
- A. Yes. This is a MOSFET structure, and 14
- is the gate of that structure.
- Q. The MOSFET has a source region and a drain
- region. Right?
- A. That's right. And it's illustrated in
- region 13.
- O. And the Lee reference also describes
- certain problems with the prior art structure of
- Figure 1. Right?
- A. Are you referring to Figure 1(b)?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. Either Figure 1(a) or 1(b).
- A. Figure 1(a) doesn't -- doesn't illustrate
- certain problems of the prior art structure.
- Figure 1(b) depicts a certain problem associated with
- the prior art structure.
- Q. Do you agree that the Lee reference is
- 8 concerned that a contact hole form to contact the
- 9 source of drain region of the MOSFET may be
- misaligned?
- MR. CHIU: Objection; form.
- A. Well, it's showing an alignment accuracy.
- Figure 1(b) describes the alignment accuracy issues
- of the photolithography process.
- Q. (BY MR. MODI) So do you agree that the
- Lee reference is concerned that a contact hole formed
- to contact the source of drain region of the MOSFET
- may be misaligned?
- MR. CHIU: Objection; asked and
- answered, form.
- A. Yeah. In Figure 1(b) it shows that when a
- misalignment occurs, that the gate is damaged and
- possibly the field oxide is also damaged, which lead
- to leakage occurring, particularly junction leakage.
- Q. (BY MR. MODI) So, Dr. Lee, I'm going to

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 ask the question again. If you can't give me a yes
- or no, can you tell me why? Because I'm going to ask
- 4 you the question again.
- 5 So does the Lee reference concern that a
- 6 contact hole formed to contact the source of drain
- region of the MOSFET may be misaligned, yes or no?
- 8 MR. CHIU: Objection; asked and
- 9 answered. He said "yeah" in his response.
- Q. (BY MR. MODI) Dr. Lee, what is your
- answer, yes or no?
- A. Well, I think I did answer that.
- MR. CHIU: Objection; asked and
- answered.
- Q. (BY MR. MODI) And what is your answer,
- ¹⁶ sir?
- A. Can you read that? It said, "Yes. And
- Figure B shows when a misalignment occurs, that the
- gate is damaged and possibly the field oxide is also
- damaged, will lead to junction leakage."
- MR. MODI: Counsel, I'm going to
- warn you one last time. If you make one more
- speaking objection, we're going to call the
- board.
- Let's mark that objection.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- O. (BY MR. MODI) And I think you would
- 3 agree, Dr. Lee, that when the contact hole is
- ⁴ misaligned, the field oxide layer may be damaged,
- 5 causing junction leakage. Right?
- MR. CHIU: Objection; form, lack
- ⁷ of foundation.
- 8 A. Well, as I said earlier, that when a
- misalignment occurs, then the gate is damaged and the
- field oxide could also be damaged, which lead to
- leakage. And I believe that's what I said. And then
- you're rephrasing that, and asked me whether that's
- right or wrong. Obviously that's right.
- Q. (BY MR. MODI) So would one solution to
- the misalignment problem be to make the contact hole
- smaller so that the chances of misalignment and
- damaging of the field oxide layer become lesser?
- MR. CHIU: Objection; form.
- A. (Reviewing document.)
- MR. CHIU: Outside the scope of
- 21 Dr. Lee's declaration.
- A. (Reviewing document.)
- Wait. What are you asking me? That's
- ridiculous. Making a contact hole smaller? What do
- you mean by that?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. (BY MR. MODI) What don't you understand,
- 3 Dr. Lee?
- A. Technically, how do you make the contact
- 5 hole smaller, and that the chances of misalignment
- and damaging the field oxide become lesser? Can you
- 7 clarify what -- what -- what invention are you doing?
- 8 What are you talking about?
- Q. What don't you understand, Dr. Lee?
- A. Explain your question, please.
- 11 Q. So when we're talking about the contact
- hole smaller, we're talking about the -- reducing the
- diameter of the hole.
- 14 A. Huh?
- Q. Reducing the diameter of the hole, the
- contact hole. Okay?
- MR. CHIU: Objection; form,
- outside the scope.
- A. So you're assuming that the contact hole
- is circular?
- O. (BY MR. MODI) Let's assume that.
- 22 A. Okay.
- MR. CHIU: Objection; form.
- Q. (BY MR. MODI) With that assumption, would
- you agree that one solution to the misalignment

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 problem will be to make the contact hole smaller so
- that the chances of misalignment and damaging the
- field oxide layer becomes less?
- MR. CHIU: Objection to form,
- outside the scope, incomplete hypothetical.
- $^{\prime}$ A. What process node are you talking about?
- Q. (BY MR. MODI) What process node is the
- 9 Lee reference talking about?
- MR. CHIU: Objection; outside the
- scope.
- A. Well, this is so hypothetical scenario.
- Back in 1996, depending on the process, depending on
- the etching, depending on the minimum feature size --
- are you saying that you make the contact hole even
- smaller than minimum feature size? Is that what
- you're talking about?
- I mean, in order to answer your question
- you got to give me the boundary conditions, given A,
- B, C, D, E. Right? If you don't define the boundary
- conditions and just arbitrarily say "making the
- contact hole smaller, " smaller than what?
- O. (BY MR. MODI) So let's assume we've been
- talking about Lee. Right? The Lee reference, yes?
- We've been talking about the Lee reference, Dr. Lee?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. Well, we've been talking about my
- 3 declaration, the Lee, Yasushige, yes.
- Q. In the last few minutes we've been talking
- 5 about the Lee reference?
- A. Yes.
- Q. In the context of the Lee reference, my
- guestion is one solution to the misalignment problem
- 9 would be to make the contact hole smaller so the
- chances of misalignment and damaging the field oxide
- layer become lesser. Do you agree?
- MR. CHIU: Objection; form, lacks
- foundation, incomplete hypothetical, outside the
- scope.
- A. (Reviewing document.)
- MR. CHIU: I also had a form
- objection in there too.
- A. (Reviewing document.)
- Okay. I'm trying to understand
- technically what your question is. Making the
- contact hole smaller. I mean, in general when you
- try to make the dimensions in smaller size for the
- purpose of high-density integration, right, and that
- things become even more difficult. I don't
- understand what you mean by making the problem

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² lesser.
- Q. (BY MR. MODI) Let me -- do you have the
- ⁴ '902 patent in front of you?
- ⁵ A. No, I don't.
- Q. Okay. Let me hand you what's previously
- marked as Exhibit 1101.
- A. Uh-huh.
- 9 Q. Can you identify Exhibit 1101 for us,
- 10 please?
- 11 A. It is the U.S. Patent No. 6,287,902.
- 0. Yes.
- ¹³ A. B1.
- Q. So it's the '902 patent?
- 15 A. Yes.
- Q. Can I have you turn to Column 1, Lines 36
- through 40? Why don't you read that to yourself, and
- if you need more context, go ahead and read the
- passage around it.
- A. (Reviewing document.)
- Okay.
- Q. What is your understanding of this
- passage?
- A. Well, it talk about that when the space in
- patent layer is reduced, then the space that's

JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16

allowed for forming the holes, contact holes, may

also be reduced. Right? And that there is a

physical limit in terms of how much -- how small you

can have that hole. And so, in other words, that

when you have the integration density increases, the

margin allowed or available for the placement of the

hole becomes smaller.

And that this margin, of course, depends on many things is what they are -- what they are saying. It depends on the etching process, the process limitation of all these steps of forming adjacent pattern, and whether the isolation layer, the field isolation layer, is whether it's made by trench isolation or so-called low-cost isolation. It also describes the difference between low cost and trench, that low cost encroach into the active region more than the trench isolation. And that would even reduce the margin for the formation of the hole.

Right?

So basically that is talk about the problem associated with reducing the size and increasing the integration density. That's why I was very confused about what you said, that reducing the size of the hole can make the problem lesser. That's why I was like, whoa, wait a minute.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- O. So let me see if I -- if I can try to get
- 3 at what I was trying to get at earlier.
- A. Yeah.
- ⁵ Q. So would you agree that reducing the size
- of the contact hole, wouldn't it be possible that the
- margin available in the placement of the contact
- 8 holes increases?
- ⁹ A. No. You're just saying the opposite of
- what this says right here.
- 11 Q. So you disagree with that statement?
- A. What exactly are you saying? The size of
- the contact hole.
- Q. Hole, H-O-L-E.
- A. The margin available increases.
- Are you saying that the size of the
- holes -- contact holes is below the minimum feature
- size? How do you make it smaller than it already is?
- 19 I mean, this is just saying the opposite of what
- you're proposing. The increased integration reduces
- the margin available in the placement of holes.
- In other words, if you make things
- smaller, the margins available in placement of the
- 24 hole become less.
- 0. Okay. So let's --

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 A. So I don't get your proposal.
- ${ t Q.}$ Q. Okay. So let's assume that the contact
- 4 hole is more than the minimum feature size. Okay?
- 5 A. Okay.
- Q. Would you agree that if we bring the
- ontact hole size -- if we reduce that, the margin
- 8 would increase?
- 9 MR. CHIU: Objection; form,
- outside the scope, lacks foundation, incomplete
- 11 hypothetical.
- 12 A. Well, what is your -- what is the gate
- dimension? Can you give me some parameters? What is
- the gate dimension? What is the source string
- dimension? What is the contact etch recipe? What is
- the isolation process?
- Unless you give me all these parameters,
- there is -- you know, you can't answer this
- 19 hypothetical question because in general you -- if
- you understand the microprocessor process, right,
- microelectronic process, when you increase
- integrations, when you make the size smaller, you
- reduce the margins available in placement of contact
- holes or other layers or other -- other pattern. So
- I just confused about your parameters.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. (BY MR. MODI) Would you agree that a
- contact hole in the context of the '902 patent is an
- 4 electrical connection between the first metal layer
- 5 and transistor regions?
- MR. CHIU: Objection; form.
- A. So you're saying that is the contact hole
- in the context of the '902 patent the electrical
- 9 contact between the first metal layer and the
- transistor region.
- When you say "transistor region" you mean
- the source drain region?
- Q. (BY MR. MODI) Yes.
- A. Yes. As shown in the figure, and as
- described in the '902 patent, the contact holes are
- made for microelectronic structure which has an
- active region and a field region, but is not
- necessarily about transistor alone. It could be
- applied to other microelectronic devices, such as
- 20 capacitors and other microelectronics device. So
- it's not just to the source and drain region.
- Q. Would you agree that contact hole is an
- electrical connection between a first metal layer,
- say, Metal 1, and transistor regions?
- MR. CHIU: Objection; asked and

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- answered, form, lacks foundation.
- A. In the context of '902 or in general?
- Q. (BY MR. MODI) We can start in the context
- ⁵ of '902.
- 6 A. Well, in the context --
- 7 MR. CHIU: Objection; asked and
- answered, form, lacks foundation.
- A. In the context of '902, the contact hole
- is an electrical connection between the first metal
- layer and the device -- and the microelectronic
- devices. It could be transistor or capacitors and
- other microelectronic devices, such as a diode. So
- it's not limited to transistor regions.
- 0. (BY MR. MODI) Would you agree that it is
- an electrical connection between the first metal
- layer and the active region?
- MR. CHIU: Objection; form, lacks
- foundation, incomplete hypothetical.
- A. Well, in the -- in the claims it talks
- about forming a contact hole in the isolation
- layer -- in the insulating layer, I'm sorry -- and
- exposing a portion of the active region. But the
- specification talks about this can be applied to
- 25 capacitors and other microelectronic devices. So

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- capacitor -- it could be that it's a contact opening
- 3 to the underlying capacitors.
- 4 Q. (BY MR. MODI) And where are you looking
- 5 at when you said in this specification?
- A. Well, if you look at Column 2.
- 7 Q. Okay. Where in Column 2?
- ⁸ A. Line 23. It says, "If a capacitor is
- formed, then the life of the capacitor may be
- 10 reduced."
- And in the introduction it also say that
- it's a -- the present invention relates to
- microelectronic structure, which is not limited to
- transistors. And also integration -- integrated
- circuit memory devices.
- Q. So, Dr. Lee, why does one need to contact
- the source and drain region?
- MR. CHIU: Objection; lacks
- foundation, outside the scope, form.
- A. How do you communicate the source and
- drain to the external world without contact?
- Q. (BY MR. MODI) So if you go back to Lee --
- 23 A. Yes.
- Q. -- would you agree that the same logic
- would apply in that the MOSFET gate also needs a

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 contact to provide a voltage signal to the gate?
- MR. CHIU: Objection;
- 4 mischaracterizes testimony.
- 5 A. What do you mean, "same logic"?
- 6 Q. (BY MR. MODI) Well, why we use contact
- ⁷ holes.
- MR. CHIU: Objection; form.
- A. That the contact hole is made in order to
- have contact to the metal lines such that it can
- communicate it to the rest of the circuit. Is that
- what you're saying?
- Q. (BY MR. MODI) Uh-huh.
- 14 A. Yeah, of course. There will be contact to
- the gate, to the source drain, and to other
- microelectronic devices on the substrate.
- MR. MODI: Let's take a break.
- 18 (Break.)
- Q. (BY MR. MODI) Dr. Lee, during the break,
- did you talk to your attorney about the substance of
- your testimony?
- ²² A. No.
- Q. Did you review any documents?
- ²⁴ A. No.
- Q. So I understand that you're an expert.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Would you say you're an expert in semiconductor
- 3 fabrication?
- ^l A. Yes.
- ⁵ Q. And you have over 200 journal publications
- that deal with semiconductor fabrication. Right?
- $^{\prime}$ A. Where did you get the number 200?
- 8 O. Let me take the number out. How about if
- ⁹ I just say that you have several journal publications
- dealing with semiconductor fabrication?
- A. I think it's more than several.
- 12 Q. Before you publish these articles, do you
- test the theories you're publishing in your articles?
- A. I'm not sure if I understand your
- question. What theories?
- Q. The topics that -- that are discussed in
- your publications.
- A. Do I test the topics? I don't understand.
- What do you mean by that?
- Q. Okay. Maybe let me ask you more directly.
- Have you used a foundry to fabricate a chip in your
- 30 years of experience?
- A. For my devices that my students test?
- Q. Sure. Let's go with that.
- MR. CHIU: Objection; outside the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- scope.
- A. Well, we do collaboration with colleagues
- in companies and startup, so a lot of times the
- 5 devices are not fabricated in our lab and is
- fabricated in the companies. At least part of the
- process. And sometimes the collaborator will give me
- 8 some chips that I might not even told where they're
- from and just say that this is the device for certain
- structure and that we collaborate to test it and try
- to understand the characteristics and the underlying
- physics behind it.
- So there could be that some of the chips
- that I use are fabricated in foundry, but not
- directly. I don't think I actually outsource my own
- chip to a foundry.
- Q. (BY MR. MODI) Okay. Have you heard of
- MOSIS?
- 19 A. Yes.
- 0. What is MOSIS?
- A. It's a company that also do fabrications.
- O. Have you worked with MOSIS?
- A. I don't think so. I don't recall.
- Q. When you fabricate a chip, do you
- generally upload an electronic file to the foundry's

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- website?
- MR. CHIU: Objection; outside the
- 4 scope.
- A. Like I said, I did not actually fabricate
- 6 my own chip in a foundry.
- 7 Q. (BY MR. MODI) Well, let me ask you this
- way. When a chip is fabricated, is an electronic
- ⁹ file generally uploaded to the foundry's website?
- MR. CHIU: Objection; lacks
- foundation, outside the scope of the deposition.
- 12 A. Where is the chip fabricated?
- 13 Are you saying when the chip is
- fabricated -- can you give me some parameters? What
- chips are you talking about?
- Q. (BY MR. MODI) The kind of chips we're
- talking about in -- that are discussed in the '902
- patent.
- A. The '902 patent is not talking about a --
- a chip. It's talking about a process --
- 21 Q. Okay.
- A. -- of forming a contact holes. It's not
- about fabricating a entire chip. It talk about
- related to a microelectronic structure, such as
- transistor, capacitor, diode, and so on and so forth.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. I guess let me --
- A. So I'm not sure what do you mean by --
- what chip are you talking about?
- ⁵ Q. (BY MR. MODI) Okay. Let me maybe ask you
- a question different -- this way, Dr. Lee.
- ⁷ A. Yes.
- Q. It's very simple. When you go to a
- foundry to get a chip fabricated, what do you give
- 10 them?
- MR. CHIU: Objection; form, lacks
- 12 foundation.
- A. I don't go to foundry. I never gone to
- foundry, so --
- Q. (BY MR. MODI) Let's say someone in your
- 16 field.
- 17 A. Who?
- MR. CHIU: Same objection.
- Q. (BY MR. MODI) Collaborators that you work
- with.
- MR. CHIU: Incomplete
- 22 hypothetical; outside the scope. Objection.
- A. When someone go to a foundry -- let me
- rephrase your question and see if I can understand.
- When someone go to a foundry to get a chip

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 fabricated, what do that person give them?
- Q. (BY MR. MODI) Yes.
- A. Money.
- ⁵ Q. Okay. Other than money?
- A. Money. I mean, it costs money to
- 7 fabricate a chip. There's also a design rule -- now,
- 8 are you saying that someone -- are you saying that
- that someone is a researcher or someone is a circuit
- designer or someone that is a test structure
- designer? Who is that someone? Can you give me more
- parameters?
- Q. Sure. So you mentioned design rules.
- What is a design rule?
- MR. CHIU: Objection; outside the
- scope.
- A. Design rule basically is related to a
- process that tells how -- what are the rules and
- guidelines related to each structure on each layer
- and also related to different structure at different
- layers. Dimensions, space separations, maximum
- length, minimum length.
- So basically you have all kinds of rules
- related to a certain fabrication process. Even a
- research lab have certain rules, including

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- thicknesses, for example.
- Q. (BY MR. MODI) Dr. Lee, I'm going to hand
- you what's been marked as Samsung Exhibit 2003, and
- ⁵ it's in IPR 2015-1327.
- 6 (Exhibit 2003 was marked.)
- Q. (BY MR. MODI) And it's entitled "MOSIS"
- Scalable CMOS Design Rules."
- A. By the way, this copy that I have is all
- marked up.
- Q. Where is it marked? Well, go ahead and
- identify it for the record.
- 13 A. Page 3, Page 2.
- Q. Let me see.
- A. One sec.
- Q. I think we may have marked the wrong one.
- 17 Sorry about that.
- MR. CHIU: This one has marks too.
- MR. MODI: Let me see. I think
- it's okay. I think the first page has a line on
- it. It's the same. You have the same. It's
- okay. Let's use this copy. You have the same.
- A. No, this one has Page 1, Page 2, and Page
- 3 are marked up. Not just Page 2 and 3 now.
- Q. (BY MR. MODI) I understand. Let's work

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- with that copy, if that's okay.
- Why don't you do this? Just so that the
- 4 record is clear, why don't you go ahead and identify
- which pages have markings for us?
- ⁶ A. Well, I did.
- 7 Q. Okay. What is Exhibit 2003, Dr. Lee?
- A. I have never seen this one before. I can
- ⁹ tell you what the title says.
- 0. Okay. Go ahead.
- 11 A. "MOSIS Scalable CMOS Design Rules
- 12 (revision 7)."
- Q. Why don't you take a few minutes to take a
- look at it? Let me know when you're done.
- A. (Reviewing document.)
- You just handed me a document that I've
- never seen before and asked me to take a few minutes
- to read it and understand it. I feel very
- uncomfortable to make any comment on this at all.
- Q. Okay. Well, let's see if you can do your
- best and see where we can get.
- A. No, I feel very uncomfortable giving any
- response to this.
- Q. So you don't understand any of this
- document, Dr. Lee?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. I'm saying -- that's not what I'm saying.
- I don't feel comfortable making any comment on this
- document. It will take me some time to understand
- 5 it. It will take me to understand what are the
- ⁶ previous revisions, what are the design technology,
- 7 what is the process that they use, what is the --
- what is the Caltech Intermediate Form, CIF. CIF
- 9 Version 2.0. Where is Version 1? And a reference to
- a couple -- a reference, 1 and 2, and 1, 2, and 3,
- that it's not available.
- Do you have those references for me? You
- 13 do?
- Q. Are you done talking?
- A. No. Do you -- no, I'm asking you, do you
- have those references?
- Q. Well, let me ask you my next question. If
- you try the best -- let's see if you can answer it.
- Can you look at Page 1 of Exhibit 2003 for
- me and go ahead, read Section 1.1 and let me know
- when you're done.
- A. (Reviewing document.)
- It will take me a few hours to read it and
- understand it and search it, and to give you a
- complete, honest answer.

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
```

- Q. So let me just understand. It is your
- 3 testimony under oath today that it will take you a
- 4 few hours to read --
- 5 A. No. I'm saying that it --
- 6 Q. -- four paragraphs on Page 1 of --
- A. -- it will --
- Q. Dr. Lee, let me finish my question, sir.
- 9 So is it your sworn testimony today that
- it will take you a few hours to read four paragraphs
- on Page 1 of Exhibit 2003?
- MR. CHIU: Objection; misstates
- the witness's testimony.
- A. It will take me at least a few hours to
- read, understand it, analyze it, and do research on
- some of the references that they are referring to in
- order to make any statement under oath because I
- don't want to just read it as if, like, I'm reading a
- 19 novel and try to answer your question. Because there
- is a lot of references that it refer to. A lot of
- different version that it refer to.
- Q. (BY MR. MODI) So can I ask you to look
- at, again, Exhibit 2003, Page 1, and read into the
- record for me what the first sentence says.
- MR. CHIU: Objection. This is

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- outside the scope of the deposition, lacks
- foundation.
- 4 Look, he's already said he hasn't
- 5 seen this document before. This is the same
- issue that we talked about before. Do you want
- to call the PTAB about this?
- You're asking him questions about
- ⁹ a very technical document that he's never seen
- before. He's already said it would take him
- hours to analyze this.
- Q. (BY MR. MODI) Dr. Lee, can you answer my
- question, please? I asked you to read one sentence
- from this document. Are you able to do that, sir?
- MR. CHIU: Objection. Harassing
- the witness.
- 17 A. I read it.
- Q. (BY MR. MODI) Can you read it into the
- 19 record for me?
- MR. CHIU: Look, this --
- A. You didn't say that.
- Q. (BY MR. MODI) Well, I'm asking you to do
- 23 it now.
- MR. CHIU: I'm going to instruct
- the witness not to answer your question. So you

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 want to take this up with the PTAB?
- MR. MODI: Yeah, let's call the
- ⁴ PTAB.
- THE WITNESS: Can we take a break?
- 6 MR. MODI: Yeah.
- 7 (Break.)
- Q. (BY MR. MODI) So, Dr. Lee, we're going to
- go back to before lunch. We were talking about the
- reference in the prosecution history. Do you
- 11 remember that?
- A. Which one?
- Q. The Chen reference, we talked about that.
- We talked about Michihiro. Do you remember?
- A. Yes. Michihiro.
- Q. And we were looking at the spaced apart
- issue. We were talking about the spaced apart issue.
- Do you remember that?
- 19 A. Yes.
- Q. And I had asked you several questions
- about spaced apart and -- when we were talking about
- Michihiro. Do you recall that?
- A. Recall the questions or recall that you
- 24 asked?
- O. Just our discussion. Our discussion.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 A. Yeah. Yes, we did talk about that.
- Q. And you disagreed with the examiner's
- statement -- one of the examiner's statements.
- 5 Right?
- 6 MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- Q. (BY MR. MODI) Let me take you there. So
- ⁹ I believe it was Page 101 in Exhibit 1102.
- 10 Are you there?
- A. Is there a question?
- 0. Yes. The question is, I had asked you
- whether you agree with the examiner's statement that
- "Michihiro discloses forming a first patterned layer
- 4a on the active region of the substrate spaced apart
- from the field isolation region."
- Do you remember that question?
- A. Yes. Are you asking me again?
- Q. I'm asking -- and I believe your answer
- was -- well, let's see if I can do this. Your answer
- was that you disagreed with that statement.
- MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- A. (Reviewing document.)
- I think you were referring to Figure 4(b)

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- and Figure 4(a). Right?
- Q. (BY MR. MODI) (Nods.)
- A. Yes. The evidence shown in this patent,
- Michihiro patent, shows that the first patterned
- 6 layer 4a, 4b, and 4c on the active region of the
- substrate are not spaced apart from the field
- 8 isolation region.
- Q. And when you referred to the evidence,
- what are you referring to?
- MR. CHIU: Objection; form.
- A. I was referring to Figure 4(a).
- Q. (BY MR. MODI) Anything else?
- A. Well, there's one of the evidence.
- Anything else in the patent? I don't know. I have
- to -- I have to look at it again. I have not read
- this for guite some time. So I have to look at the
- 18 patent and see if there is anything else that --
- 19 indicating that it is not spaced apart. But
- Figure 4(a) clearly shows that the first patterned
- layer is not spaced apart from the field region.
- Q. And if you recall, I asked you what if you
- took away Figure 4(a), would your answer change?
- MR. CHIU: Objection; lacks
- foundation, incomplete hypothetical.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 A. Well, do you want me to answer your
- previous question if anything else?
- 4 Q. (BY MR. MODI) No, that's okay.
- ⁵ A. Okay.
- 6 MR. CHIU: Objection; lacks
- foundation, incomplete hypothetical, outside the
- 8 scope of this deposition.
- A. What is your question now?
- Q. (BY MR. MODI) The question is if
- Figure 4(a) was not in Michihiro, would you still
- disagree with the examiner's statement?
- MR. CHIU: Objection; lacks
- foundation, incomplete hypothetical, outside the
- scope of this deposition.
- A. Would I still disagree with examiner's
- statement? Which statement? There is so many
- statements.
- Q. (BY MR. MODI) The one we were looking at.
- A. Which is?
- MR. CHIU: Same objections.
- Q. (BY MR. MODI) "Forming your first pattern
- layer 4a on the active agent of the substrate spaced
- apart from the field isolation region."
- MR. CHIU: Same objections.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. No. Now that I know what the patent is
- about, just because you take away that figure doesn't
- change the process of the patent and -- and the
- 5 layout of the design. So, no, I mean, now that it's
- 6 known that the first patterned layer touches and
- ⁷ crosses over the field region and it's not spaced
- 8 apart, you arbitrarily hypothetically take away that
- ⁹ figure, it doesn't change the fact.
- Q. (BY MR. MODI) Is it your opinion that
- Gate 4B is not spaced apart from field region 2
- because it crosses over to field region 2?
- MR. CHIU: Objection; form, lacks
- foundation, incomplete hypothetical, outside the
- scope of this deposition.
- A. If you go back to one of my answer before,
- you would -- you will see that I already answered
- that question.
- Q. (BY MR. MODI) Would you please answer it
- again for me?
- MR. CHIU: Same objections, asked
- and answered.
- A. Let me tell you where it is. The evidence
- shows in this patent, Michihiro patent, shows that
- the first patterned layer 4a, 4b, 4c on the active

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
```

- region of the substrate are not spaced apart from the
- field isolation region.
- Q. (BY MR. MODI) Dr. Lee, my question was a
- little different. Would you like me to reread it to
- 6 you?
- 7 A. And followed by the answer, if you look at
- my answer, previous answer, that those gates 4A, 4B,
- ⁹ 4C touches and crosses over the field region, the
- field isolation region.
- Q. So the answer is yes to my question?
- MR. CHIU: Objection; form,
- mischaracterizes the witness's testimony.
- A. Gate 4B is not spaced apart from the field
- region 2 because it touches and crosses over the
- field region 2.
- Q. (BY MR. MODI) Is gate 2 a gate electrode
- of a MOSFET?
- MR. CHIU: Objection; form.
- A. I think you're confused. Gate 2? Where
- is gate 2?
- Q. (BY MR. MODI) Sorry. Is gate 4B?
- A. What about it?
- Q. Is gate 4B a gate electrode of a MOSFET?
- MR. CHIU: Objection; lacks

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- foundation, outside the scope of this deposition.
- A. (Reviewing document.)
- Well, this is a multiple gate electrode
- MOSFET. Gates -- or gate electrodes 4A, 4B, 4C are
- 6 the gate electrodes.
- 7 Q. (BY MR. MODI) Can I ask you to look at
- Figure 4(a) for me and tell me what 10 represents in
- 9 Figure 4(a)?
- MR. CHIU: Objection; outside the
- scope of this deposition.
- A. (Reviewing document.)
- Well, if you look at Column 1 of 210, it
- shows that the reference numeral 10 is a contact hole
- for electrical contact to the gate electrode 4, but
- that is referring to Figure 1(a).
- And Figure 4 -- well, so parts in
- Figure 4(a) and (b) are identical, and corresponding
- 19 to parts in Figure 1(a) and (b) are given the same
- reference numeral, and the detailed description
- thereof is omitted.
- So I assume that they are saying
- that the same numerals are given for Figure 4(a)
- and (b) as in Figure 1(a) and (b). So with that
- in mind, the reference numeral 10 is a contact

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- hole for electrical connection with the gate
- 3 electrodes 4a, B, and C.
- 4 Q. (BY MR. MODI) For a MOSFET, can you make
- a contact hole with the gate electrode on the active
- 6 region?
- MR. CHIU: Objection; form, lacks
- foundation, outside the scope.
- A. Can you clarify your question? Because it
- seems like you're saying that -- make a contact hole
- with the gate electrode and the contact hole on the
- active region. Are you saying making a contact hole
- on the active regions or making a contact hole with
- the gate inside the active regions?
- 0. In the latter.
- MR. CHIU: Same objections.
- A. So what -- what gate electrode are you
- talking about? What material it is?
- Q. (BY MR. MODI) The ones that we're talking
- about in the -- in the patent. Polysilicon.
- MR. CHIU: Same objections.
- A. It's polysilicon.
- O. (BY MR. MODI) Uh-huh.
- A. Is it built with boron or arsenic? What
- is it built with?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. I'd say boron.
- A. And what kind of metal are you talking
- about to make contact with the gate electrode? Are
- you talking about tungsten? Are you talking about
- 6 polysilicon itself or tungsten silicide, copper?
- 7 What -- can you give me some parameters in this
- 8 hypothetical -- hypothetical question scenario like
- 9 that?
- Q. Let's say tungsten.
- 11 A. Okay.
- MR. CHIU: Same objections.
- A. What dimension -- what technology node are
- you referring to? 20-nanometer, 10-nanometer, or
- 15 65-nanometer?
- Q. (BY MR. MODI) Let's go with 28.
- A. 28-nanometer. What is the contact hole
- size are you referring to? And what is the gate
- 19 electrode pattern? Is it a rectangle, rectangular
- shape, or is it a ring shape, or is it a circular
- ring? What does it look like?
- Q. Are you done with your --
- A. Yeah. I'm asking your parameters. Define
- your question so that I can answer you thoroughly
- and, you know, make sure that there is no

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- misunderstanding what -- what problems are you
- referring to. Because if I give a question like this
- to my undergraduate class, they will say, "Sir, what
- ⁵ kind of parameters are you referring to? Given
- 6 what?"
- ⁷ Q. Okay. Assume we're talking about the
- 8 reference that's in front of you.
- ⁹ A. Which is? There's quite a few references.
- ¹⁰ Michihiro?
- 11 Q. Yes.
- 12 A. Okay.
- Q. Can you answer my question?
- MR. CHIU: Same objections and
- incomplete hypothetical.
- A. You know, I have not read this for quite
- some time, and I need to read it more carefully and
- see what the process is, the technology node, and how
- that relate to your hypothetical question.
- (Reviewing document.)
- So it looks like Figure 4(a) and (b) are
- referring to a MOSFET. Okay. And the gate is -- is
- the same as Figure 2, is polysilicon film.
- (Reviewing document.)
- Let me understand your question. Are you

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- talking about in general, whether you can make
- contact with a gate electrode within the active
- 4 region?
- \emptyset . Let's start with that.
- ⁶ A. Sure. Sure you can.
- Q. And you can do that for a MOSFET?
- $^{
 m 8}$ A. We do that all the time at UT. Sure.
- Q. Okay.
- A. Why not? I don't see why not. I mean --
- I mean, annular transistor, we fabricate those.
- Yeah, sure. We make contact to the -- to the gate
- electrode within the active region.
- Q. And what fabrication process are you
- using?
- A. Well, various. Are you saying back in
- 1988 when I first started or 2016 when I -- at this
- point?
- Q. Well, let's start with 2016.
- 20 A. 2016 we -- we fabricate the device and --
- you know, depends on the students, what -- whether
- they use e-beam lithography or contact printing or
- projection printing, the dimension could be as small
- 24 as 50 nanometer and as much as 2 or 3 micron.
- O. How about in 1996?

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
```

- 2 A. 1996 we -- 1996, do we have an e-beam
- lithography already? I think we already have because
- 4 we move into the new clean room already. The
- 5 capability at that time is -- still can be quite
- good, you know, .8 microns with contact printing, and
- e-beam lithography can be as small as -- e-beam
- lithography is -- as you know, is very good
- ⁹ resolution.
- Q. So what is the -- was that available in
- ¹¹ 1996?
- MR. CHIU: Objection; form.
- 13 (Brief interruption.)
- 14 (Break.)
- Q. Let's -- just so the record is clear, in
- 1996, what fabrication process could be used?
- MR. CHIU: Objection to form,
- lacks foundation, outside the scope of this
- ¹⁹ deposition.
- A. What fabrication process could be used.
- Well, back in 1996 we have -- you mean in our lab?
- O. (BY MR. MODI) No. So remember my
- question was -- we were talking about for a MOSFET,
- right? Can you take a contact hole, or can you make
- a contact hole with the gate electrode on the active

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- region. Right? That's what we were referring to?
- A. Yeah. You could do that even back in
- ⁴ 1996.
- 5 Q. I just want to focus back in 1996.
- ⁶ A. Yes, you can do that.
- Q. Can you tell me what fabrication processes
- 8 were used back then --
- 9 MR. CHIU: Objection --
- Q. (BY MR. MODI) -- to make that happen?
- MR. CHIU: Objection to form,
- lacks foundation, and outside the scope of this
- deposition.
- A. What fabrication were used back then?
- Well, in those days, 1996, dual polysilicon gate is
- still used -- was still used, and metal contact, I
- believe, is either aluminum or titanium, barium and
- aluminum fill. Yeah, I mean, that can be done.
- 19 Yeah. Sure. Why not?
- Q. (BY MR. MODI) But, Dr. Lee, I'm asking
- about the process.
- A. Are you talking about CMOS process?
- Q. No. I asked you what process could be
- used for a MOSFET to make a contact hole with the
- gate electrode on the active region.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 A. The same process --
- MR. CHIU: Objection; form, lacks
- foundation, outside the scope of this deposition.
- A. Same process that you use to make contact
- to the gate electrode in the field. There's -- I
- 7 mean, we do that all the time --
- 8 O. (BY MR. MODI) I'm talking about in 1996.
- 9 A. Yeah. We did that all the time back in
- ¹⁰ 1996.
- 11 Q. Okay. Give me the name of a process that
- you used.
- A. CMOS process.
- 14 (Discussion off the record.)
- A. The CMOS process.
- Q. Okay. Can you give me more details about
- the CMOS process in 1996?
- A. In what sense? The minimum dimension,
- minimum feature size?
- Q. Sure. Let's go with feature size.
- 21 A. Okay.
- MR. CHIU: Objection; outside the
- scope.
- 24 A. Well --
- MR. CHIU: Counsel, what's the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 relevance of any of this line of questioning? I
- 3 mean, none of this is in his declaration.
- MR. MODI: It relates to the
- issues we've been talking about.
- 6 MR. CHIU: And what issues are
- ⁷ those?
- MR. MODI: I'm not going to tell
- you in the presence of the witness, so we can go
- off line and we can have a discussion. But a
- question is pending, so let him answer.
- A. In our lab we use -- the dimension could
- be -- could vary quite a bit. It depends on what
- technology node we use. I mean, it depends on what
- equipment we use for defining the geometry.
- Q. (BY MR. MODI) So sitting here today, can
- you give me the name of a process you used in 1996?
- A. That we -- that I used?
- 0. Yes, Dr. Lee.
- MR. CHIU: Objection; relevance,
- form, outside the scope of this deposition.
- A. The process that we use in 1996 in the
- lab, microelectronic research lab in UT Austin, could
- range from CMOS process to NMOS process to PMOS
- process to MMOS capacitor, PMOS capacitor, diodes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Remember, we're a research lab. We don't
- have a baseline CMOS process, so we can fabricate all
- 4 kinds of devices. So the range of processes that we
- use in our lab is tremendous.
- Q. (BY MR. MODI) But sitting here today, you
- don't -- you can't tell me any specific process other
- 8 than generality?
- A. Okay. Which process are you referring to?
- 0. CMOS.
- A. That I used at that time?
- Q. Let's go with that.
- A. It's dual poly gate process.
- 0. And what feature size?
- MR. CHIU: Objection; relevance,
- outside the scope of this deposition.
- A. What equipment are you referring to when
- you ask what feature size?
- Q. (BY MR. MODI) Well, I'm asking you what
- you used.
- A. I could go down to 50 nanometer in those
- days, up to 20 micron. It depends on what equipment
- you use, what the process photoresist you use,
- what -- whether it's projection printing, whether you
- use ashing or not, whether you use oxygen and plasma

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- for reducing the dimensions of the photoresist.
- There's all kinds of process one can use to define
- 4 the dimension on the chip.
- 5 So, again, this is a research lab. We
- don't have a set baseline process. So I'm not sure,
- when you say what process do I use, which student are
- you referring to? What Ph.D. project are you
- ⁹ referring to?
- Q. So let me make sure I understand your
- testimony. So are you saying that, in 1996 in the
- 20-nanometer CMOS process, the gate contact could be
- made over the active region?
- MR. CHIU: Objection;
- mischaracterizes the witness's testimony, outside
- the scope of the deposition, relevance.
- A. I didn't say 20-nanometer. Did I say
- 18 20-nanometer?
- 0. (BY MR. MODI) Let's take 20 out.
- A. What do you want to put in?
- MR. CHIU: Same objections.
- Q. (BY MR. MODI) Are you saying that in a --
- in -- how about 20-micrometer?
- MR. CHIU: Same objections;
- mischaracterizes the witness's testimony, outside

- 1 JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
- the scope of the deposition, and relevance.
- Your question is whether that can be done. Α.
- (BY MR. MODI) Whether you did it in 1996. Q.
- 5 MR. CHIU: Same objections.
- 6 Whether I did it or one of my students in Α. my group did it or a student in the microelectronics lab did it? What are you referring that I -- what do you mean, I? I personally go into the lab to do it?
- 10 (BY MR. MODI) Let me try to make it Ο. 11 easier for you.
- 12 Can you name one commercially available 13 fabrication process in 1996 in which the gate contact 14 could be made over the active region?
- 15 MR. CHIU: Objection; lacks
- 16 foundation, outside the scope of this deposition.
- 17 Well, I can tell you that commercially
- available chips and fabrication process in 1996, or even now, are highly confidential and is not easily
- 20 accessible to general public. So I wouldn't be able
- 21 to tell you whether a commercially available
- 22 fabrication process in 1996, whether the contact can
- 23 be made over the active region.
- 24 However, I can tell you that there are
- 25 publications and prior art that shows the transistor,

18

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- such as annular transistor, where the gate are
- entirely on the active region, and such contacts are
- made into the gate electrode within the active
- ⁵ region.
- 6 Q. (BY MR. MODI) This publication that
- you're thinking of, does it relate to MOSFETs?
- A. There are a number of publications, and
- 9 some are related to MOSFET, some are related to other
- devices. Sure.
- 11 Q. Any particular one come to mind?
- A. A particular publications that describe
- that -- is that what you're asking? -- in 1996?
- 0. (Nods.)
- A. I cannot think -- I cannot tell you off
- the top of my head what publication, but I know for
- sure there are some.
- Q. But sitting here today, you can't tell me
- the name of a commercial process or the name of a
- publication. Is that fair?
- A. Again, the public -- the commercial
- fabrication process are highly confidential. No one
- outside of the company would have access to those
- commercial fabrication process, and -- and I'm
- telling you that there are publications and patents

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² about those devices.
- Now, if you ask me to tell you exactly
- what's a patent number, I cannot.
- ⁵ O. Or the author names?
- MR. CHIU: Objection to form.
- A. I recall one of them is even -- I believe
- is a patent filed by Samsung.
 - Q. (BY MR. MODI) And who is it?
- 10 A. Who?
- 11 Q. What's the name?
- A. Samsung.
- Q. So you just said you don't know the --
- other than company name, you don't know anyone else?
- A. Anyone else?
- Q. You don't recall the author's name. You
- just recall the company's name?
- A. No, I don't recall the author's name.
- MR. MODI: Why don't we take a
- couple-minute break.
- (Break.)
- Q. (BY MR. MODI) Dr. Lee, you ready?
- ²³ A. Yes.
- Q. Okay. Can we go to the Lee reference,
- please?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. Okay.
- Q. So we talked about Figure 1 earlier, and I
- 4 believe we may have touched on Figure 2. But
- Figure 2 is prior art. Right?
- A. Figure 1 and 2 are prior art.
- Q. Is that right?
- A. Yes. Figure 1 and 2 are prior art.
- 9 Q. And would you agree that to remedy the
- problems associated with the prior art, the Lee
- reference proposes several embodiments in Figures 3,
- ¹² 4, 5, and 6?
- MR. CHIU: Objection to form.
- 14 A. Yes. Figure 3, 4, 5 and 6 are
- illustrations of the Lee invention.
- Q. (BY MR. MODI) Can you please turn to
- Figure 3(a). Let me know when you're there.
- ¹⁸ A. Yes.
- Q. Do you see a gate sidewall 34-1?
- A. Yes. It says sidewall spacers.
- Q. And in Figure 3(b) next to gate sidewall
- 34-1, do you see an etch stop layer 34-2?
- 23 A. Yes. 34-2 is an etch stop layer.
- Q. The etch stop layer 34-2 is also formed on
- the field oxide layer 32. Right?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. That's right.
- Q. The etch stop layer 34-2 on the field
- oxide layer is formed on a step area of the field
- oxide layer 32. Correct?
- A. Yes. The etch stop process -- the etch
- ⁷ stop layer is formed on the field isolation region
- ⁸ using the step area of the field isolation layer.
 - Q. So can you go to Page 17-6 for me --
- 10 A. Okay.
- Q. -- of the reference --
- A. Sure.
- Q. -- first paragraph. Are you there?
- 14 A. Yes.
- Q. Do you see where it says, "At this time
- the etch stop layer is formed..."? Do you see that?
- ¹⁷ A. Yes.
- Q. And it goes on and says, "...using the
- step area formed on the lower layer..." Do you see
- that?
- 21 A. Yes.
- Q. Do you agree that the lower layer that's
- referred to there is the first of the field oxide
- ²⁴ layer 32?
- MR. CHIU: Objection to form.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. Yes. The lower layer is referred to the
- oxide isolation layer.
- Q. (BY MR. MODI) 32. Right?
- A. Yeah. Oxide -- field oxide layer 32.
- 6 Q. Now, can I ask you to look at Figure 4.
- A. Okay.
- Q. Would you agree Figure 4 is an alternative
- embodiment to Figure 3?
- A. Yes. It's the second --
- MR. CHIU: Objection to form.
- 12 A. Figure 4 illustrate the second embodiment
- of the present invention.
- Q. (BY MR. MODI) It's a different embodiment
- than what's in Figure 3. Right?
- A. That's right. And Figure 3 is the first
- embodiment, and Figure 4 is the second embodiment.
- Q. Okay. So if you go to the embodiment of
- Figure C -- of Figure 4, do you see a gate structure
- in between the two field oxide layers?
- MR. CHIU: Objection to form.
- A. Are you saying the gate structure on the
- active region?
- Q. (BY MR. MODI) Yes.
- A. Yeah, there is a gate structure on the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² active region.
- Q. Between the two field oxide layers?
- 4 MR. CHIU: Objection to form.
- A. Yeah, it's between -- and spaced apart
- from the field region.
- Q. (BY MR. MODI) How do you know it's spaced
- 8 apart?
- A. Well, the cross-section here shows that
- the first patterned layer, which it's a gate on the
- active region, is spaced apart from the field region.
- So this evidence right here illustrates that the gate
- on the active region is spaced apart from the field
- 14 region.
- Q. When you said "the cross-section here,"
- what are you referring to?
- A. Figure 4.
- Q. You were able to tell us that it's spaced
- apart just based on the cross-section?
- MR. CHIU: Objection to form.
- A. Well, the evidence as shown in the Lee
- reference all show that the first patterned
- conductive layer on the active region of the
- substrate is spaced apart from the field region. And
- no evidence contrary to that is shown or disclosed in

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- the Lee reference.
- Q. (BY MR. MODI) Dr. Lee, that's what I'm
- ⁴ asking you. Can you identify the evidence? What
- ⁵ evidence are you referring to?
- A. Well...
- (Reviewing document.)
- If you look at Page 17-4.
- Q. Okay. I'm there.
- A. The third paragraph.
- 11 Q. Okay.
- A. If you read it. Let me know when you're
- done.
- Q. Well, why don't you just point to me what
- you believe in that paragraph leads you to your
- 16 conclusion?
- A. Well, the method of the present invention
- comprises of the step of fabricating a transistor by
- making a source and drain region which is formed by
- doping impurities on the gate in the active region on
- a semiconductor substrate and the substrate around
- the gate.
- 23 And it further describe the subsequent
- process. But the important thing is that it
- illustrate that the gate is spaced apart from the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- field region.
- Q. And why did this sentence lead you to
- 4 believe that?
- ⁵ A. Well, if you read the sentence carefully,
- 9 you'll see that it's doping impurity -- introducing
- doping impurity on the substrate around the gate.
- 8 Okay? Not on two side of the gate, but around the
- gate, meaning that it's surrounding the gate.
- So if the gate -- what they're saying is
- that the gate is not touching the field region.
- Otherwise one would not be able to dope the substrate
- around the gate.
- Q. So that -- that's your understanding of
- what this sentence says?
- A. I think that would be an understanding of
- a person of ordinary skill in the art in 1997 --
- 18 1996, and it's also my understanding, and it's
- clearly disclosed that the first patterned conductive
- layer on the active region of the substrate is spaced
- 21 apart from the field region, not only by the figures,
- but also by the specifications.
- Q. So what in the figures shows this,
- 24 Dr. Lee?
- A. Well, do you see the gate touching the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² field?
- Q. Well, I didn't see it touching the field
- 4 in Michihiro.
- ⁵ A. Michihiro shows additional evidence that
- the -- which is contrary to spaced apart. It shows
- 7 the top plan view that the gate touches and crosses
- 8 over the field region and --
 - Q. So let me ask you this. If you --
- A. May I finish?
- Q. Sorry. Go ahead.
- A. And in Lee, all the evidence pointed to
- the fact that the first patterned conductive layer is
- spaced apart from the field region, including the
- figures and the specifications.
- Q. Does Lee show a plan view to confirm your
- understanding?
- A. You don't need to. It's clear.
- 0. Okay. Let's -- assuming if the board
- disagrees with you with respect to your reading of
- 17-4, okay, that sentence, what else in Lee do you
- have that supports your conclusion?
- A. Well, the specification is clearly
- indicating that the doping impurity is done on the
- substrate around the gate. So I believe that the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- board will agree with me with respect to my reading
- of 17.4. And if -- if the board -- if that -- that
- is not clear, that all the figures that's shown, and
- 5 all the evidence that's disclosed in Lee references
- show that the first patterned conductive layer is
- ⁷ spaced apart from the field region.
- Furthermore, it is also obvious, as I
- 9 stated in my declaration, that, "It would have been
- the natural design choice for a MOS gate to be formed
- entirely on the active region, and spaced apart from
- the field region."
- Q. Where are you reading from, Dr. Lee?
- A. In my declaration.
- Q. What paragraph?
- A. Paragraph 90. You can take a look at
- 17 that.
- 0. Okay. So let's break this down. The
- evidence that you're pointing to is this sentence on
- 17-4. Right?
- A. The evidence that I pointed to is all the
- evidence that's disclosed in all the figures in the
- Lee reference, plus the specifications, particularly
- the 17.4, and also that there are no evidence that's
- shown in Lee that disclosed the contrary to spaced

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² apart.
- 9. Okay. So --
- A. Furthermore, to the extent that this
- limitation is not explicitly disclosed, it would have
- 6 been a natural design choice for a MOS gate to be
- formed entirely on the active region and spaced apart
- 8 from the field region.
- Q. Okay. I want you to just focus on Lee.
- Remember we talked about the explicit --
- A. This is Lee.
- Q. I understand. Let me finish my question.
- 13 Can I finish?
- 14 A. Yes.
- Q. We talked about explicit disclosure
- before. Right?
- ¹⁷ A. Yes.
- Q. This morning?
- 19 A. Yes.
- Q. Okay. I want to just focus on that.
- 21 A. Okay.
- Q. I want you to tell me what explicit
- disclosure is there in Lee that supports your
- conclusion? I don't want obviousness. I want you to
- tell me what explicit disclosure in Lee supports --

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. I answered you the question already, all
- 3 the evidence.
- Q. Okay. I want you to itemize it for me.
- A. Okay. For example, in Figure 3, that's
- what I describe and use in Paragraph 89 on my
- declaration, that "discloses 'an active region is
- isolated electrically from the surrounding active
- 9 regions by forming a field oxide layer (32) on a
- semiconductor substrate (31), and a MOS gate (34) is
- formed by depositing and etching of gate oxide layer,
- poly and gate cap in order'" to show in this Figure
- ¹³ 3(a).
- And that it discloses that the MOS gate is
- formed separate from the field oxide region, and that
- it is gate showing spaced apart from the field
- region. So Figure 3(a), Figure 4(a) -- I'm sorry --
- Figure 4, Figure 5, Figure 3(b), Figure 3(c),
- Figure 3(d), Figure 6 all shows the first patterned
- 20 conductive layer on said active region of the
- substrate spaced apart from the field region.
- Q. Dr. Lee, did you not find it important to
- list all of those figures in your declaration?
- A. Say it again.
- Q. Did you not find it important to list

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- those figures in your declaration?
- A. I'm telling you now.
- Q. So you're changing your testimony?
- ⁵ A. I'm not changing my testimony. I am
- telling you that in addition to Figure 3(a) that I've
- shown in the declaration, Paragraph 89, all the other
- figures in Figure 3(b), Figure 3(c), Figure 3(d),
- Figure 4, Figure 5, Figure 6, are all showing that
- the first patterned conductive layer on the active
- region of the substrate spaced apart from the field
- 12 region.
- Q. And if you just had those figures, and
- there was no disclosure, would your testimony be the
- same, sir?
- MR. CHIU: Objection; form.
- A. Well, the disclosure is there. Okay?
- Q. (BY MR. MODI) And --
- A. Listen. The specification clearly
- disclosed that the gate is spaced apart from the
- field region.
- 22 Q. Okay.
- A. You cannot take that away.
- Q. Fine. Let me -- I'm sorry. I'm going to
- interrupt you because I want to try to speed this up.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² Okay?
- I want you to focus on the specification.
- Okay? Only on the specification of Lee. I want you
- to tell me what passages in the specification are you
- f relying on to support your opinion.
- MR. CHIU: Asked and answered.
- 8 Objection.
- A. I think I read that a few minutes ago.
- Q. (BY MR. MODI) Like I said, sir, I want to
- make sure I understand your opinion because some of
- this is not in your declaration.
- A. It doesn't --
- 14 Q. Okay?
- A. I'm telling you now.
- Q. Exactly. So I want to make sure I get
- every single support that you're relying upon in your
- declaration. Okay? In the specification.
- A. Can you look back? I read it.
- Q. Hold on, Dr. Lee.
- A. Let me read that to you. Do you want me
- to read that to you? You asked me to read that to
- ²³ you.
- Q. I just want you to point it to me. I
- don't want you to read it to me.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- MR. CHIU: Objection; form, asked
- 3 and answered.
- A. It's in -- on Page 17-4 --
- 5 Q. (BY MR. MODI) Okay. So let me make
- 6 sure --
- 7 A. -- third paragraph --
- Q. Hold on one second. Let me make sure.
- Again, I'm trying to speed this up because your
- counsel wants us to speed this up.
- 17-4, the only sentence on -- on Page 17-4
- that you're relying upon is the one that's on the
- third paragraph that says "a step of fabricating a
- transistor." Right? That's the sentence you're
- 15 referring to?
- A. The sentence is the entire paragraph. The
- periods come at the end of the paragraph.
- Q. But you're relying upon the Subpart a. Is
- 19 that fair?
- A. Yes. Subpart a clearly shows that the
- first patterned conductive layer is spaced apart from
- the field region.
- Q. Okay. Besides that sentence -- and I only
- want you to focus on the specification -- what else
- supports your opinion?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. (Reviewing document.)
- Only talking about specification?
- 4 Q. That's right.
- A. Yeah. That's the key sentence or part of
- the sentence that support my argument, and that
- 7 clearly shows that the first patterned conductive
- layer is spaced apart from the field region and that
- there's no other sentences that I -- in the
- specification that I rely on.
- 11 Q. So this key sentence that you just
- mentioned, is there a reason why it doesn't appear in
- Paragraph 89 of your declaration, sir?
- MR. CHIU: Objection to form,
- ¹⁵ argumentative.
- A. No. I -- I said that Figure 3(a) is
- disclosing that, and this describe all the figures,
- including Figure 3(a).
- Q. (BY MR. MODI) Sir, where is this sentence
- on Paragraph 89 or 90 of your declaration?
- MR. CHIU: Objection to form.
- A. It's not -- it's not there, but the reason
- is that the evidence of all the figures support and
- illustrate that and clearly shows that the first
- 25 patterned conductive layer is spaced apart from the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- field region.
- And I'm -- I'm here clarifying 89 and 90,
- Paragraph 89 and 90, and tell you that the
- specification further confirm that what's shown in
- the figures, that the active region -- that the first
- patterned conductive layer on the active region is
- 8 spaced apart from the field region.
- 9 Q. (BY MR. MODI) When did you realize this
- sentence was the key sentence, Dr. Lee?
- MR. CHIU: Objection to form,
- ¹² argumentative.
- A. I don't recall, but it is definitely there
- and that we -- that I know that that support the
- further -- and other evidence supporting the figures
- in that the first patterned conductive layer on the
- active region is spaced apart from the field region.
- Q. (BY MR. MODI) Can I have you go back to
- 19 Lee, Dr. Lee?
- ²⁰ A. Yes.
- Q. Lee reference. Let's go back to Figure 4.
- A. Okay.
- Q. Figure 4 shows a structure on the right
- side on the top of the field oxide layer 32. Right?
- A. Shows a structure on the right side. What

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² are you talking about?
- Q. What do you see on the right side of
- Figure 4, Dr. Lee?
- ⁵ A. Right side of what?
- MR. CHIU: Objection; form.
- 7 Q. (BY MR. MODI) The right side of the --
- 8 the gate 34.
- 9 MR. CHIU: Objection to form.
- 10 A. There is no gate 34. What are you talking
- about?
- Q. (BY MR. MODI) Okay. So let's look at
- Figure -- you have Figure 4. Right?
- 14 A. I do.
- Q. Okay. And Figure 4 -- does Figure 4
- disclose a field oxide layer?
- ¹⁷ A. Yes.
- Q. Okay. And do you see that the Figure 4
- has a reference number 44-3? Do you see that?
- ²⁰ A. Yes.
- Q. So if you look at 44-3 --
- ²² A. Yes.
- Q. -- there is a first insulating spacer
- along the sidewall of 44-3. Correct?
- MR. CHIU: Objection to form.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. Are you referring to the region between
- 3 44-3 and 44-2?
- 4 Q. (BY MR. MODI) Yes, sir.
- 5 A. Yes, there is a region of a sidewall
- 6 layer.
- 7 Q. So you would agree that next to area 44-3
- 8 there is a region along the sidewall of 44-3.
- 9 Correct?
- A. Well, there are more than just one region
- along the sidewall of 44-3. There are -- there are
- that white region that we're talking about and also
- 13 44-2. The dummy -- the etch stop layer is also along
- the sidewall of 44-3.
- Q. But you would agree 44-2 does not touch
- the sidewall of 44-3. Right?
- MR. CHIU: Objection; form.
- A. Sure it does.
- O. (BY MR. MODI) Where?
- A. It does touch the second patterned
- conductive layer as I describe in Paragraph 95 in my
- declaration.
- Q. So 44-3 -- actually, can you explain to me
- how it touches it?
- A. Well, you see that -- at the top of 44-3,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 touches the 44-2 and is still along the sidewall of
- the second patterned conductive layer.
- Q. So it's your testimony that because it
- touches the top, it is along a sidewall of the second
- 6 patterned conductive layer?
- A. Yes. 44-2 touches 44-3, and therefore it
- is along the sidewall of the second patterned
- ⁹ conductive layer.
- Q. And it touches -- and it's your opinion
- that 44-2 touches 44-3 at the top. Is that right?
- 12 A. Yes. At the top, it's probably -- in
- reality, not just at one point but a region up in the
- 14 top.
- Q. Do you have any support in the spec for
- that statement?
- 17 A. The spec in what? '902 or '675?
- Q. In Lee. In Lee. Does the specification
- support your opinion that you just gave me?
- A. My opinion that it touches?
- 0. Yes.
- A. Well, the figure clearly shows that it
- touches.
- Q. Okay. Besides the figure, does anything
- else support your opinion?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. (Reviewing document.)
- Well, a person of ordinary skill in the
- 4 art would understand that the way you form these
- ⁵ layers, right, particularly in this Lee reference, it
- 6 says that -- the white part is what they refer to as
- ⁷ 34-1. Okay? And that -- which is formed by
- depositing an etch-back process to form the -- the
- ⁹ first spacer.
- And, subsequently, the etch stop layer is
- formed by the same process, is a conformal deposition
- photo by etch-back. And based on these processes,
- one can -- a person of ordinary skill in the art
- would know that in -- especially that deposits
- describe and with the support of the figure, that the
- 44-2 does touch the second patterned conductive
- layer, and, therefore, the insulating spacer is along
- the sidewall of the second patterned conductive
- layer.
- 0. So -- but in the Lee reference, I asked
- you where in the specification it gives you support.
- 22 Can you -- what sentence were you referring to?
- A. Well, if you look at 17.6, it says, "The
- etch stop layer is formed with conductive or
- non-conductive material. It is formed in the form of

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- sidewall" -- you see it's along the sidewall --
- "through a deposition and etch-back process using a
- step, and that -- so this describe how the etch stop
- process -- etch stop layer is formed. And Figure 4
- basically talk about the etch stop layer.
- 7 Q. So just so that I am clear, Dr. Lee, so
- you're referring to 17-6. Right?
- A. Yes.
- 0. And which sentence on 17-6?
- A. The first paragraph.
- Q. The one that starts with "At this time"?
- A. "At this time, the etch stop layer" -- it
- describe how the etch stop layer is formed in the --
- in the Lee reference.
- You know how the spacers are formed,
- right? It's a conformal deposition of either
- conductive material or nonconductive material and
- followed by etch-back process.
- Q. So the paragraph you're referring to on
- 17-6, right, the one that says "At this time" --
- A. Yes.
- Q. -- that refers to Figure 3. Right?
- ²⁴ A. Yes.
- Q. When you refer to 44-3 --

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² A. Yes.
- Q. -- and you are calling it -- you're saying
- 4 that's the second patterned conductive layer. Right?
- A. That's right. Yeah, that's the second
- ⁶ patterned conductive layer.
- 9. And what are you including in that 44-3?
- A. Well, if you look at Paragraph 95, I show
- a picture where you have the blue region. It's the
- second patterned conductive layer, which is a dummy
- pattern.
- Q. So 44-3, you're saying the entirety of the
- 13 44-3 that's colored in blue is the second patterned
- conductive layer?
- A. That is correct, that the region colored
- in blue is the second patterned conductive layer.
- Q. What does that second patterned conductive
- layer have?
- A. It has the poly and a silicide kind --
- it's a metal silicide contact gate cap.
- Q. Where is that? Where are you getting that
- 22 from?
- A. Well, if you look at paragraph on
- Page 17-5, it show you what the gate look like.
- Q. But that's talking about Figure 3.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- A. And Figure 4 use the same process.
- Q. And where are you getting that from, sir?
- A. It's described that it's forming the etch
- stop layer, and it's also for -- the etch stop layer
- is -- I mean the dummy pattern is formed at the same
- time as the active gate -- than the first patterned
- 8 conductive layer, and so that the first patterned
- 9 conductive layer shown in Figure 3 comprised of the
- gate cap and the poly.
- Q. Is gate cap conducted?
- 12 A. In general, poly -- the gate --
- polysilicon gate is pretty high resistive. So you do
- add a layer of silicide, and that's in general called
- 15 a gate cap.
- Q. So I want to go back and understand the
- answer you gave me previously, the one before this.
- You were saying the sentence from Figure -- that
- talks about Figure 3 applies to Figure 4. Can you
- tell me again how it applies to Figure 4?
- A. Well, first of all -- you mean the
- sentence apply to the formation of the gate or the
- formulation of the second patterned conductive layer?
- What are you referring to?
- Q. We'll start with the -- I'm talking about

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- formation of 44-3.
- A. You mean the dummy pattern. Right?
- o. 44-3.
- ⁵ A. Yeah, that's the dummy pattern.
- Well, the dummy pattern is identical to
- the first patterned conductive layer.
- 8 O. Lee does not call it a dummy pattern.
- 9 Does it?
- A. Sure it does.
- 11 Q. It calls it an internal connection line.
- A. No. It's a dummy pattern if you read
- carefully.
- Q. Go ahead and enlighten me.
- ¹⁵ A. Look at 17.6.
- 16 Q. Okay.
- A. "Using internal connection lines...or the
- step of dummy pattern."
- Q. And when it talks about connection line,
- it says 44-3, and when it talks about dummy pattern,
- it doesn't have the reference numeral next to it.
- 22 Right?
- MR. CHIU: Objection;
- ²⁴ argumentative, form.
- A. Well, a person of ordinary skill in the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² art would understand what this sentence is saying is
- that the etch stop layer is formed using either
- internal connection line or a step of dummy pattern
- and that the dummy pattern is referred to at 44-3.
- Q. (BY MR. MODI) So that's your reading of
- ⁷ the sentence?
- MR. CHIU: Objection to form,
- ⁹ argumentative.
- A. (Reviewing document.)
- I believe that a person of ordinary skill
- in the art would read this as embodiment, as either
- an internal connection line or a dummy pattern.
- Q. (BY MR. MODI) So, Dr. Lee, is it your
- testimony under oath today that Lee explicitly states
- 16 to one of ordinary skill that 44-3 is a dummy
- pattern?
- A. 44-3 is either a internal connection line;
- alternatively, it is a dummy pattern.
- O. What is the difference between the two?
- MR. CHIU: Objection to form.
- A. Well, an internal connection line means
- that is a -- what's sometimes referred to as a local
- interconnect, that it is connecting between two
- regions of the -- of the chip. So it's a connection

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² line.
- And a dummy pattern means that it is a --
- by "dummy" means that it does not perform any
- ⁵ electrical function, and it's also shown that it is
- 6 electrically isolated from the substrate and the
- ⁷ circuit thereof.
- 8 O. (BY MR. MODI) So the interconnection line
- 9 connects the stack to other circuits?
- A. What stack?
- Q. I think that was in your answer.
- A. No, that's not my answer.
- Q. So let's say, the interconnection line
- connects 44-3 to other circuits?
- A. The interconnection line is a conductive
- line -- a conductive layer that connect one part of
- the circuit to another part of the circuit.
- The reason why it's called internal means
- that it's not going through metal lines. Okay? Or
- going through metal 1 or metal 2. And that's why
- it's called internal connection line. And that it is
- a local -- so-called local interconnect.
- So there's two embodiment that Lee
- explicitly contemplates here. One is the conductive
- pattern is a internal connection line, and the other,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 that is -- that the conductive pattern is a dummy
- ³ pattern.
- Q. So the dummy pattern that you -- I think
- you mentioned was electrically isolated. Where does
- 6 Lee say that?
- A. Well, a person of ordinary skill in the
- 8 art would understand that -- first of all, from the
- figure, you can see that 44-3 is completely
- surrounded by insulators.
- Second of all, if it is not a connection
- line and, furthermore, is -- and that it is a
- dummy -- it says it's a dummy pattern. A dummy
- pattern is a pattern that perform no electrical
- function, and therefore that it is not a connection
- line, right, because there's two alternatives: a
- connection line or a dummy pattern. So it's clearly
- saying that the dummy pattern is not a connection
- line, meaning that it is not connected to the
- substrate or the circuit.
- Q. So are you -- you don't have a top view
- here. Right?
- A. Lee does not disclose the plan view.
- Q. Is it your opinion that a dummy pattern
- would be universally understood by one of ordinary

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- skill in the art as not performing an electrical
- 3 function?
- A. Yes. If you look at the microelectronics
- dictionary and look at "dummy," and -- you'll find
- 6 that it pertain to nonfunctional item, and that it
- does not perform any electrical function.
- Q. Where are you reading from in your
- ⁹ declaration, Dr. Lee?
- A. Page 52 on Paragraph 105.
- 11 Q. So you are relying on the term
- "nonfunctioning." Is that right?
- A. Nonfunctioning -- pertaining to a
- nonfunctioning item used to satisfy some format or
- logic requirement or fulfill prescribed conditions.
- Q. So you agree that nonfunction -- so you
- are basically saying nonfunctional means no
- electrical function here. Is that right?
- A. Well, further, if you read on, you'll find
- that it also means that not perform an electrical
- ²¹ function.
- O. Well, there are two different definitions
- here. Right? So let's focus on the first one.
- Is that right? In Paragraph 105 you list
- two different definitions. One is dummy. Do you see

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- 2 that?
- A. Yes.
- Q. Okay. For that particular definition
- you're relying on the term "nonfunctioning." Is that
- ⁶ right?
- A. Well, I'm relying on the complete
- 8 definition.
- 9 Q. Okay. And the -- that particular
- definition does not use "no electrical function."
- 11 Right?
- A. Well, nonfunction -- nonfunctioning item
- means that it's not performing any function.
- Q. Whether electrical or otherwise?
- MR. CHIU: Objection to form.
- A. Generally, yeah. It says -- on the other
- hand this says that logic requirement.
- Q. (BY MR. MODI) So nonfunctioning item
- means not performing any function. Right?
- A. Well, this is about electrical
- engineering. Okay? This is not about mechanical
- engineering. So this is referring to nonelectrical
- function. And if you go on and read the dummy
- connecting -- connector plug, it clearly shows that
- it's a connector, does not perform any electrical

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- ² function.
- Q. So the claim actually requires no -- let's
- qo back to the claim language. Can we?
- A. Sure.
- 6 Q. So the claim language says a dummy pattern
- electrically isolated from the substrate and circuits
- 8 thereon. Right?
- A. Yes.
- Q. So is it your opinion that 44-3 is
- electrically isolated from the substrate and circuits
- thereon?
- 13 A. Yes.
- Q. Can you point me to what supports your
- opinion?
- A. Well, as I --
- MR. CHIU: Objection; asked and
- answered.
- A. As I described earlier, that in -- in
- Figure 4 of Lee, Lee explicitly contemplates two
- embodiments. One where the conductive pattern is an
- internal connection line and the other where the
- connection -- conductive pattern is a dummy pattern.
- Right? So, in other words, that dummy pattern is not
- doing any connection at all.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. (BY MR. MODI) So it's that magical
- Paragraph 17-6?
- MR. CHIU: Argumentative.
- ⁵ Objection.
- A. I don't understand what you mean by
- 7 "magical."
- Q. (BY MR. MODI) So it's that paragraph on
- 9 17-6 that starts with Figure 4. That's the basis for
- your testimony?
- A. Is it magical? What do you mean by
- magical?
- Q. Can you answer the last question?
- A. What was the last question?
- Q. I'll make it easy for you. Will a dummy
- pattern not be connected to the substrate or any
- other circuits?
- MR. CHIU: Objection; lacks
- 19 foundation.
- A. Well, a dummy pattern performed no
- electrical functions. Furthermore, in Lee it said
- that that conductive pattern is either an internal
- connection line or dummy pattern.
- In other words, that if it is a dummy
- pattern, it is not a connection line. By connection

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- line means that it is connected to the substrate or
- 3 the circuit. So if it is not a connection line, then
- it means that it is not connected to the substrate or
- ⁵ the circuit.
- Furthermore, in addition to this -- this
- paragraph that you call "magical," the figures
- 8 support and clearly illustrate that -- clearly
- 9 disclose that the second patterned conductive layer
- is electrically isolated from the substrate and the
- 11 circuit thereof.
- Q. (BY MR. MODI) So, Dr. Lee, I want to go
- back to 44-1. And -- or, sorry, 44-3. Earlier you
- told me what does 44-3 include. Right?
- 15 A. Yes.
- Q. Do you remember that?
- ¹⁷ A. Yes.
- Q. And I think you relied on a -- relied on
- the support for Figure 3 to support that opinion.
- 20 Right?
- MR. CHIU: Objection to form.
- A. Okay. Can you rephrase your question?
- 23 Q. Sure.
- A. It's breaking up into two separate sub
- ²⁵ questions.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. (BY MR. MODI) Let's do that. So earlier
- you told me what does 44-3 include. Right?
- ^l A. Yes.
- ⁵ Q. Okay. So the record is clear, can you
- tell me again what 44-3 includes, in your opinion?
- A. It include, as I've shown in
- Paragraph 102, highlighted in blue, which is the poly
- ⁹ and the gate cap.
- Q. Okay. And where in the specification
- does -- where does the specification of Lee support
- that conclusion?
- A. Well, first of all -- first of all,
- patterning the gate, which is the first patterned
- conductive layer and the second patterned conductive
- layer -- the dummy pattern, that is -- a person of
- ordinary skill in the art would know that that is
- formed and patterned simultaneously. Okay? That it
- will be impractical to use different masks for the
- dummy pattern and the first patterned conductive
- layer.
- And so the first patterned conductive
- layer in Figure 4 is processed at the same time as
- the dummy pattern, simultaneously, as I described in
- my declaration regarding Claim 4.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- And Figure 3 describe each layer, right,
- in -- on Page 17-5 it says that Figure 3(a) is an
- active region which has field oxide 32 on the
- 5 substrate 31 and a MOS gate, which is formed by
- depositing and etching the gate oxide layer, the
- poly, and gate cap in order. Okay?
- And Figure 4 shows the second embodiment
- of the present invention. And it doesn't describe a
- completely different process. It shows a figure that
- shows the first conductive layer identical to Figure
- 12 3(a).
- So for those of us who read a lot of
- technical papers all the time would understand that
- is the same process that fabricate in Figure 3(a),
- the first patterned conductive layer is used for the
- gate first patterned conductive layer for Figure 4.
- Q. So I want to go to the first part of your
- answer. You said the first patterned conductive
- layer and the second patterned conductive layer are
- formed simultaneously.
- A. Yes.
- 0. Where does Lee teach that?
- A. (Reviewing document.)
- So, as I mentioned earlier, that Lee

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- discloses a MOS gate that is formed by depositing the
- 3 gate electrode within this. The gate --
- Q. What page? I'm sorry.
- A. Page 17.5.
- 6 -- discloses a MOS gate that is formed by
- depositing and etching the gate oxide layer, poly,
- 8 and gate cap in order.
- 9 It also...
- One second.
- (Reviewing document.)
- There is another place saying a similar
- thing. I want to get to that. Not only in
- 14 Figure 3 -- 3(a).
- There is another place that shows the
- same -- that is depositing gate oxide layer, poly and
- gate cap in this sequence, and then etch them. I
- want to look for that.
- Oh, incidentally, earlier you mentioned
- that -- about the doping impurity around the gate.
- 21 All right? Earlier you mentioned that besides
- Page 17.4, the last paragraph, I pointed to that
- doping impurity in the substrate around the gate.
- Right? You said any other place. Right? And at
- that time I couldn't find the other location that

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- shows that. Now, actually, it dawned on me, now that
- 3 I remember.
- On Page 17-8, it also show in one of the
- 5 claim, Claim 1(a), saying that it's "formed by doping
- 6 impurity on the gate in the active region on the
- substrate and the substrate around the gate." Okay.
- 8 I just want to point out that it's not just in one
- 9 location. There is another location that says the
- same thing.
- (Reviewing document.)
- 12 If you may go to page 59 of my
- declaration, before the footnote I wrote, "Lee
- discloses that a MOS gate is 'formed by depositing
- gate oxide layer, poly and gate caps in this sequence
- and then etching them.'"
- So that phrase is taken out from the Lee
- patent, but I -- at this point I can't locate it.
- MR. MODI: Why don't we take a
- break, Dr. Lee, and then we can come back and you
- can try to find it.
- THE WITNESS: Okay. I'll find it
- now.
- 24 (Break.)
- Q. (BY MR. MODI) Okay. So, Dr. Lee, I think

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- you were looking for a citation before we took a
- break. Do you have it?
- ¹ A. Yes.
- 5 Q. Okay. Can you give it to us?
- A. Yes. It's on Page 17-2 of the Lee
- 7 reference, that -- it says that "in order to make a
- 8 structure" -- it's referring to the transistor
- structure -- "an active region is isolated by a field
- oxide layer (12) on a semiconductor substrate (11)
- and a MOS gate (14) is formed by" -- which this is
- what I quoted in my declaration -- "depositing gate"
- oxide layer, poly and gate cap in this sequence and
- then etching them."
- So it's the same as -- basically
- describing the same as what is described in
- Figure 3(a) that I cited earlier.
- Q. So you're relying -- just to make sure.
- 19 So you're relying on the prior art disclosure for
- Figure 4?
- A. No. I'm saying that the prior art
- disclosure and the invention disclosure are basically
- saying the same thing, that it -- the MOS gate in
- general is by depositing and etching the -- the
- gate -- the gate oxide, poly, gate cap in order. So

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- I'm saying that the invention in the prior art
- 3 described the gate formation process the same way.
- 4 That's all.
- ⁵ Q. So earlier I asked you -- or I think you
- testified that the gate cap is a metal silicide
- ⁷ layer. Do you remember that?
- A. Yes.
- 9 Q. Can you point me to where in Lee it
- discloses that?
- 11 A. It does not specifically say that.
- However, the gate cap back in 1996 is -- refer to the
- silicide that's formed on top of the poly. So it's a
- conductive layer. That's why, in the figure in
- Paragraph 95, that layer is highlighted in blue.
- Q. So you agree that the reference doesn't
- disclose it explicitly. Right?
- MR. CHIU: Objection; form,
- mischaracterizes testimony.
- A. (Reviewing document.)
- No, it does not explicitly disclose that
- 22 the gate cap is a silicide layer. However, as I
- mentioned, back in 1996, the gate cap -- the term
- "gate cap" is referred to a silicide layer on top of
- poly in order to reduce the overall resistance.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/25/16
- Q. (BY MR. MODI) So let me -- can I take you
- 3 to 17-6.
- 4 A. Yes.
- ⁵ Q. If you can look at the last paragraph on
- ⁶ 17-6 and let me know when you're done.
- A. (Reviewing document.)
- Q. Are you done?
- A. Not yet. I want to look at...
- (Reviewing document.)
- Okay. Yes.
- Q. So it refers to a cap oxide layer. Do you
- see that?
- 14 A. Yes.
- Q. So is the gate cap made of that -- is an
- oxide layer?
- A. I don't think that is -- refer to the gate
- cap. It doesn't say "gate cap oxide layer." It's
- 19 not -- it referred -- it's not referred to the gate
- cap at all.
- 0. What is it, then?
- A. See, this is a different embodiment than
- Figure 5, and it's saying that it uses a step which
- etching into the substrate, using oxide layers on the
- substrate. Okay? So, in other words, that -- these

```
1
            JACK CHUNG-YEUNG LEE, Ph.D. - 2/25/16
2
      are -- we're talking about the oxide layer on the
      substrate. So this is referring to a cap oxide layer
      on top of the substrate.
                 But didn't you rely on Figure 5 in your
             Ο.
6
      opinions earlier today?
                  I don't think I ever used Figure 5.
             Α.
                 Okay.
             Q.
                     MR. MODI: Why don't we stop
10
      there, and then we can pick it up in the morning.
11
                     THE WITNESS:
                                    Thank you.
12
                     (THE DEPOSITION ADJOURNED AT 5:25 P.M.)
13
14
15
16
17
18
19
20
21
22
23
24
25
```

	Page 169					
1	IN THE UNITED STATES PATENT AND TRADEMARK OFFICE					
	BEFORE THE PATENT TRIAL AND APPEAL BOARD					
2						
	NVIDIA CORPORATION, §					
3	§					
	Petitioner, §					
4	§ Case IPR2015-01320					
	VS. § Patent No. 6,287,902					
5	S					
	SAMSUNG ELECTRONICS § Case IPR2015-1327					
6	COMPANY, LTD., § Patent No. 6,287,902					
	§					
7	Patent Owner. §					
8						
9	REPORTER'S CERTIFICATION					
	DEPOSITION OF JACK CHUNG-YEUNG LEE, Ph.D.					
10	TAKEN FEBRUARY 25, 2016					
11	I, Tamara Chapman, Certified Shorthand					
12	Reporter in and for the State of Texas, hereby					
13	certify to the following:					
14	That the witness, JACK CHUNG-YEUNG LEE,					
15	Ph.D., was duly sworn by the officer and that the					
16	transcript of the oral deposition is a true					
17	record of the testimony given by the witness;					
18	That the original deposition was delivered					
19	to Mr. Naveen Modi;					
20	That a copy of this certificate was served					
21	on all parties and/or the witness shown herein on					
22	3/2/2016.					
23	I further certify that pursuant to FRCP					
24	No. 30(f)(i) that the signature of the deponent:					
25	was requested by the deponent or a					

```
party before the completion of the deposition and
2
     that the signature is to be returned within 30
     days from date of receipt of the transcript.
     returned, the attached Changes and Signature Page
     contains any changes and the reasons therefor;
            _X___ was not requested by the deponent or
     a party before the completion of the deposition.
       I further certify that I am neither counsel
     for, related to, nor employed by any of the
10
     parties in the action in which this proceeding
11
     was taken, and further that I am not financially
12
     or otherwise interested in the outcome of the
13
     action.
14
      Certified to by me this 2nd day of March, 2016
15
16
17
18
                     Tamara Chapman, CSR, RPR, CCR (LA)
                     CSR NO. 7248; Expiration Date: 12-31-16
19
                     TSG Reporting, Inc.
                     Firm Registration No. 615
20
                     Nationwide - Worldwide
                     Phone: (877) 702-9580
2.1
22
23
24
25
```

			n n r				Page 1
ERRATA SHEET							
	se Nam						
De	positi	on Date:					
De	ponent	; :					
Pg	. No.	Now Rea	ds	Should R	ead	Reason	
			·				
	_						
	_						
	_						
					a '		
					S19	gnature of Depon	.ent
				BEFORE ME			
TH	IS	_ DAY OF		, 20	16.		
(N	otary	Public)	MY	COMMISSION	EXP	PIRES:	-

		Page 17	4
1	* * *		
	EXAMINATION INDEX		
2			
3			
4		Page	
	BY MR. MODI:	175	
5			
	BY MR. CHIU	271	
6			
	BY MR. MODI	273	
7			
8			
9			
	* * *		
10			
1.1	INDEX OF EXHIBITS		
11			
12		Page	
13	Exhibit 2004	180	
13	Figure 4, Figure 5, Figure 6 Diagrams		
14	(No Bates - 2 pages)		
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² FURTHER EXAMINATION
- 3 BY MR. MODI:
- Q. Good morning, Dr. Lee.
- ⁵ A. Good morning.
- Q. You understand that you're still under
- oath today?
- A. Yes.
- 9 Q. What, if anything, did you do between when
- we left here yesterday and now to prepare for the
- rest of the deposition today?
- 12 A. I just review some documents. That's all.
- Q. What did you review?
- A. The declarations.
- Q. Anything else?
- A. Some patents.
- Q. Which ones?
- A. Dennison, Lee. That's it.
- Q. Anything else?
- ²⁰ A. No.
- Q. Did you talk with your attorneys regarding
- your testimony?
- ²³ A. No.
- Q. So let's pick up where we left off
- yesterday. So if you can go to -- or let me actually

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- do it this way. I believe you testified yesterday
- 3 that in Lee Figure -- Figures 3(a), Figure 4,
- Figure 5, Figure 3(b), Figure 3(c), Figure 3(d),
- Figure 6 all show the first patterned conductive
- layer on the active region of the substrate spaced
- ⁷ apart from the field region. Do you recall that?
- A. Let me get to that, please.
- 9 MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- Just to be clear, Counsel, you did
- say yesterday you were not continuing with the
- Lee reference today. Are you changing that?
- MR. MODI: No. But I think we --
- 15 at the end of the day, we decided to quit early,
- so I'm just finishing up.
- MR. CHIU: Well, I think you had
- said yesterday on the record that you were going
- to continue with Dennison the next day. You also
- represented that to me off the record yesterday.
- MR. MODI: That was in the
- morning. And in the evening, Dr. Lee had to
- leave early, and I said, "That's fine. He can
- leave early." So I don't --
- MR. CHIU: I don't want to use up

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- your time, so why don't you just go ahead.
- MR. MODI: Okay.
- A. No. I think that what I said was
- Figure 3(a), (b), (c), (d), Figure 4, Figure 5, and
- Figure 6 and including the prior art, Figure 1 and
- Figure 2 -- Figure 1(a) and (b), Figure 2(a) and (b)
- 8 all shows that the first patterned layer is spaced
- 9 apart from the field region.
- Q. (BY MR. MODI) Can you turn to Figure 5
- 11 for me?
- A. Yes. Okay.
- Q. In your opinion, the gate structure shown
- in the middle of Figure 5 is a first patterned
- 15 conductive layer. Correct?
- MR. CHIU: Objection; form.
- A. In the Figure 5, the gate structure --
- there is only one gate structure. Are you referring
- 19 to that one?
- Q. (BY MR. MODI) Yes, sir.
- A. Yeah. That is the first patterned layer
- on the active region.
- Q. And would you agree that the conductive
- 24 portion of the first patterned conducted layer is
- made up of poly and gate cap?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- MR. CHIU: Objection; form.
- A. In the context of the '902. Is that
- 4 right? In the context of the '902 patent. Right?
- 5 Q. (BY MR. MODI) I'm not sure I understand.
- 6 What do you mean?
- A. Is your question that the conductive
- 8 portion of the first patterned layer is made up of
- 9 poly and gate cap? Is that in the context of the
- ¹⁰ '902 patent?
- 11 Q. Does your answer change?
- 12 A. Well, the reason is that the first
- patterned conductive layer in '902, Claim 3,
- 14 comprises conductive portions and insulating spacers.
- ¹⁵ So the first patterned conductive layer actually
- contain both the conductive portion and the
- insulating spacer along the side wall.
- Oh, you're saying only the conductive
- 19 portion. Okay. The conductive portion is -- I
- didn't understand your questions. Yes, the
- conductive portion comprises the poly and gate cap.
- Q. And you would agree that the lower portion
- is a poly and the upper portion is a gate cap.
- 24 Correct?
- MR. CHIU: Objection to form.

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/26/16
```

- A. The lower portion of the conductive
- 3 portion is the poly and the upper portion is a gate
- 4 cap.
- ⁵ Q. (BY MR. MODI) And yesterday you testified
- that the gate cap is a silicide layer. Correct?
- 7 A. Yes. That's the term that's used in --
- back in 1996 or so, referring to gate cap --
- ⁹ referring to tungsten silicide or titanium silicide
- or some silicide as a gate cap.
- 11 Q. Can you go to Page 17-6 for me --
- 12 A. Yes.
- Q. -- of Lee. At the bottom, the last line
- of Lee, it refers to cap oxide layer. Do you see
- 15 that?
- 16 A. Yes.
- Q. Do you recall our discussion of that --
- 18 A. Yes.
- 0. -- last night?
- ²⁰ A. Yes.
- Q. What is your understanding of the cap
- oxide layer in Lee?
- MR. CHIU: Objection to form.
- A. (Reviewing document.)
- The -- Figure 5 is a different embodiment

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 as in Figure 3(a) and Figure 4. And the gate
- 3 sidewall and cap oxide layer, I believe the cap --
- 4 the cap oxide layer is on top of the silicide layer,
- on top of the gate cap.
- 6 Q. (BY MR. MODI) Can you point for my
- ⁷ benefit where you believe it's shown in Figure 5,
- 8 where it would be?
- A. Well, it's not drawn very clearly, but I
- think there is a layer of the -- oxide layer on top
- of the gate cap.
- Q. Can you show me where it is, Dr. Lee?
- A. I think this is slightly -- this might be
- a thicker layer up here on top of the gate cap, which
- is, in turn, on top of the poly.
- 16 (Exhibit 2004 was marked.)
- Q. (BY MR. MODI) Dr. Lee, I'm going to hand
- you what's been marked as Samsung Exhibit 2004 in IPR
- ¹⁹ 2015-1327. Can you tell us what Exhibit 2004 is?
- A. It's Exhibit 1107, Page 17 and Page 18.
- Q. So it's Page 17 and 18 of Lee. Is that
- 22 correct?
- ²³ A. Yes.
- Q. Okay. I'm going to hand you a pen. I
- would like you to mark what you believe is the cap

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 oxide in Figure 5.
- 3 A. Okay. Let me read that one more time.
- 4 (Reviewing document.)
- I don't think my declaration discuss
- ⁶ Figure 5 at all. So I believe this is not discussed
- 7 in my declaration and that -- isn't it outside the
- 8 scope of my declaration?
- 9 Q. Would you please do what I asked you to
- ¹⁰ do?
- MR. CHIU: Objection to form.
- A. (Complies.)
- Q. (BY MR. MODI) Dr. Lee, I'm going to hand
- 14 you Exhibit 2004. Can you go ahead and indicate what
- 15 you just did.
- A. So this layer, which the figure did not
- clearly indicate, is that that's the cap oxide layer
- on top of the gate cap which, in turn, on top of the
- 19 poly.
- Q. Can you go ahead and indicate for me the
- gate cap and poly as well.
- A. (Complies.)
- MR. CHIU: Objection to form.
- Outside the scope of his declaration.
- Q. (BY MR. MODI) Dr. Lee, does the Lee

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- reference describe the cap oxide anywhere?
- MR. CHIU: Objection; beyond the
- scope of his declaration.
- ⁵ A. (Reviewing document.)
- ⁶ Yes.
- 7 Q. (BY MR. MODI) Where?
- A. In fact, if you look at Claim 14.
- Q. Okay. I'm there.
- A. It's clearly indicating that the gate
- oxide layer is the -- is the oxide -- is the cap
- oxide layer, and, furthermore, it says, "The gate cap
- is a conductive layer, "it says, "for which gate
- oxide layer and gate" -- "a conductive layer gate
- ¹⁵ cap."
- So it describe that a gate cap, as I said,
- is a conductive layer, such as a silicide.
- Q. Anywhere else?
- A. (Reviewing document.)
- I think that's the one place that I found
- 21 at this point. Again, I -- in preparing the
- declaration, I did not look at Figure 5, but this
- support what I said, that the gate cap is a
- conductive layer and the -- on top of that, it's a
- cap oxide layer, in which they call that gate oxide

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² layer.
- Q. So, in your opinion, the oxide cap is the
- 4 same thing as gate oxide?
- MR. CHIU: Objection; beyond the
- 6 scope of Dr. Lee's declaration.
- A. (Reviewing document.)
- No. I'm sorry. I think that the gate
- 9 oxide layer is referred to the gate oxide underneath
- the poly. But here it does describe what is a gate
- cap. It's a conductive layer. And that's the key
- that -- what I said yesterday, that the gate cap is a
- conductive layer.
- Q. (BY MR. MODI) So do you still stand by
- your testimony that the cap oxide layer is on top of
- the gate cap?
- A. Again, I have not looked at Figure 5 in
- forming my opinion put in my declaration. So the
- 19 last -- when you asked me at this point, yeah, I
- think that the gate -- the cap oxide layer is -- for
- this to be seems like it's used as a mask to etch the
- semiconductor substrate is on top of the gate cap.
- Q. So would you agree that the gate in
- Figure 5 -- in the Figure 5 embodiment is made
- differently from the gate in Figure 3?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 MR. CHIU: Objection to form.
- Beyond the scope of Dr. Lee's declaration.
- A. Well, it appears that the cap oxide layer
- 5 have not been -- were not described and -- and used
- in Figure 3(a), Figure 3(b), Figure 3(c), and
- Figure 3(d) and Figure 4 and only used in Figure 5.
- 8 So based on that, it appears that Figure 5
- 9 is -- is a new embodiment in which they purposely
- etch the substrate to create a higher step, and by
- doing so, they would have to add a cap oxide layer.
- THE REPORTER: I need to take a
- very quick technology break.
- 14 (Break.)
- Q. So, Dr. Lee, you said Figure 5 is a new
- embodiment. I believe that was the term you used.
- MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- A. Well, Figure 5 is a drawing of the third
- embodiment of the invention.
- Q. (By MR. MODI) So you're changing your
- testimony. I believe you said new embodiment.
- A. Well, "new" meaning that it's different
- from the second and first embodiment.
- Q. Would you agree that Figure 4 is new in

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- the sense it's different from the other embodiments?
- 3 MR. CHIU: Objection to form.
- A. What other embodiment?
- Q. (BY MR. MODI) Figure 3.
- MR. CHIU: Objection to form.
- ⁷ A. No. Figure 4 basically describe that
- 8 use -- using a new -- using an etch-inhibiting layer
- ⁹ which could be internal connection line or a dummy
- pattern. But the rest of the fabrication basically
- is the same as Figure 3, (a), (b), (c), and (d).
- So Figure 3 and Figure 4 are the same in
- terms of this -- the fabrications of the first
- 14 patterned conductive layer and the MOS gate
- structure, while, on the other hand, Figure 5 clearly
- is a -- describing a embodiment that modified the
- gate structure in order to form and etch the
- substrate using the gate oxide -- using the oxide
- 19 layer on the substrate as a mask. Do you see the
- ²⁰ difference?
- Q. (BY MR. MODI) So you said Figure 5
- modified the gate structure?
- 23 A. Well --
- MR. CHIU: Objection to form,
- mischaracterizes the witness's testimony.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. No. I said that the Figure 5 -- that the
- gate structure has added a cap oxide layer on top of
- 4 the conductive layer gate cap.
- ⁵ Q. (BY MR. MODI) Does Figure 5 have any
- 6 commonality with Figures 4 or 3?
- 7 MR. CHIU: Objection to form,
- 8 beyond the scope of Dr. Lee's declaration.
- A. What do you mean, commonality?
- Q. (BY MR. MODI) In the gate structure.
- MR. CHIU: Objection; form, beyond
- the scope of Dr. Lee's declaration.
- A. Well, you could see that it is different,
- the gate structure.
- Q. (BY MR. MODI) From Figure 4?
- A. Figure 4, yeah.
- Q. And it's different from Figure 3?
- 18 A. Yes.
- Q. In what way?
- 20 A. Well, the -- the spacer, 54-2, is go
- deeper into the -- into the substrate, as you can
- see. And that's how they create a bigger step, you
- 23 see.
- Q. So you're basing that simply on the
- ²⁵ drawing?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. Well -- and the description in -- in
- 3 Page 17.6.
- Q. What description in particular?
- ⁵ A. If you read it, it says "using the step
- 6 (57) randomly formed by etching the semiconductor
- 7 substrate."
- So, in other words, that the spacer is --
- 9 go deeper into the -- into the substrate, and you can
- see that even drawing shows that -- that spacer 54-2
- is -- go deeper into the substrate than Figure --
- than 44-2 in Figure 4.
- Q. What about the gate stack itself? Is that
- different from Figure 4?
- MR. CHIU: Objection to form,
- beyond the scope of Dr. Lee's declaration.
- 17 A. That is part of the gate stack.
- Q. (BY MR. MODI) Okay. What else do you see
- that's different?
- MR. CHIU: Objection; form, beyond
- the scope of Dr. Lee's declaration.
- A. You mean the drawing itself?
- Q. (BY MR. MODI) I'm just asking you for the
- differences, Dr. Lee, in the gate structure.
- 25 Identify for me all the differences.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² A. Right. So the --
- MR. CHIU: Same objections.
- 4 A. The gate structure on -- in Figure 5
- 5 consists of the poly and gate cap, a conductive layer
- ⁶ gate cap, as discussed in Claim 14. And in order for
- 7 this embodiment to work, one has to add what the
- 8 patent called a cap oxide layer as a mask on top of
- ⁹ the gate cap, the conductive layer gate cap.
- Q. (BY MR. MODI) So, Dr. Lee, I'm sorry for
- asking the same question again, but I don't think you
- answered my question. I'm just asking you for the
- differences.
- A. I told you the differences.
- MR. CHIU: Same objections.
- Q. (BY MR. MODI) Okay. Can you list them
- 17 for me?
- MR. CHIU: Same objection.
- Objection to form, outside the scope of Dr. Lee's
- declaration.
- A. In Figure 4, the gate -- the first
- patterned conductive layer, as described in 17.5 and
- 17.6, comprise of the poly and conductive layer gate
- 24 cap.
- In Figure 5, the first patterned

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- conductive layer comprised of the poly, the gate cap,
- 3 and the cap oxide layer.
- Q. (BY MR. MODI) Can I ask you to -- so we
- 5 were looking at 17-6 of Lee?
- ⁶ A. Yes.
- ⁷ Q. And we were looking at the cap oxide
- 8 layer. Right? Yes?
- A. In the last sentence?
- Q. Right.
- 11 A. Yes.
- Q. And we've also talked about gate cap.
- 13 Right?
- 14 A. The conductive layer gate cap, yes.
- Q. Okay. Can you point me -- if you can look
- through Lee, can you point to me what disclosure of
- "cap" there is other than in 17-6?
- A. I don't understand your question.
- MR. CHIU: Objection to form.
- Q. (BY MR. MODI) What don't you understand?
- A. The word "cap"?
- 0. Yes.
- MR. CHIU: Objection to form,
- outside the scope of Dr. Lee's declaration.
- A. And only on Page 17.6?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. (BY MR. MODI) No. I'm saying other than
- 3 17-6. Can you look through Lee and identify for me,
- do you see any other disclosure of "cap"?
- MR. CHIU: Same objections.
- A. Well, there's cap oxide layer, there's
- gate cap, there's conductive layer gate cap in
- 8 Claim 14. Do you want me to search for the word
- ⁹ "cap"?
- I mean, you seem to imply that cap -- the
- word "cap" represent the same thing. Obviously it is
- 12 not. I think...
- I think that might be it.
- Q. (BY MR. MODI) So you mentioned -- let me
- ask you this. Does every embodiment of Lee include a
- 16 cap oxide layer?
- MR. CHIU: Objection to form,
- beyond the scope of Dr. Lee's declaration.
- A. Well, on Page 17.5, when it describe
- Figure 3(a), it simply saying that there's a poly and
- gate cap in order. So it appears that Figure 3(a),
- which also saying that's Figure 3(b), Figure 3(c),
- Figure 3(d), only consists of poly and the conductive
- layer gate cap.
- Q. (BY MR. MODI) What about Figure 4?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. Figure 4 -- since Figure 4 is only
- describing the additional dummy layer on the field
- 4 region, so that the gate structure will be the same
- as the Figure 3, (a), (b), (c), and (d), which is the
- 6 conductive layer, consists of poly and gate cap,
- 7 which is conductive.
- 8 O. How do you know that the dummy
- 9 structure -- or the dummy layer is the same --
- actually, let me withdraw that.
- How do you know that the dummy layer in
- Figure 4 is the same as the gate structure in
- 13 Figure 3?
- MR. CHIU: Objection to form.
- A. Well, as I describe in my declaration on
- Page 59 and 60, that "This is a well-known process"
- for patterning a MOS gate," that a person of ordinary
- skill in the art "would know that the first
- 19 conductive layer and the second conductive layer,"
- which is called a "dummy pattern" in Lee, "are formed
- 21 and patterned simultaneously" and is the only design
- choice that would be practical in manufacturing,
- because there are thousands and thousands of these
- gates formed on the substrate. And one of the things
- that is important is to minimize the number of steps

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 and the number of masks, so a chip designer would
- create a mask that would provide a pattern to deposit
- ⁴ all gates at the same time simultaneously.
- ⁵ Q. (BY MR. MODI) Dr. Lee, where are you
- ⁶ reading from?
- 7 A. I told you, on Page 60.
- Q. Of which declaration, just for the record?
- A. Declaration 2.
- Q. Can you identify the exhibit number?
- ¹¹ A. 1116.
- Q. So is -- what you just read, does that
- appear explicitly in Lee?
- MR. CHIU: Objection to form.
- A. Well, as you can see in Figure 4, the
- formation of the etch stop layer, 44-2 and 44-3, on
- the first and second patterned conductive layer, this
- says is through deposition and etch-back process.
- 0kay.
- And the gate sidewall in Figure 3(a),
- which is 34-1, are also formed through etch-back --
- deposition and etch-back process.
- And as you can see as shown in Figure 4,
- the first and second patterned conductive layers have
- the same number and the appearance of the spacers.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 So performing the deposition and etch-back for all
- the gate at the same level simultaneously is well
- 4 known in the semiconductor fabrications. And that
- ⁵ even though Lee does not explicitly use the word
- ⁶ "simultaneously," that the figures and the
- ⁷ specification clearly disclose that they are formed
- 8 simultaneously. And as I -- let me stop here.
- 9 Q. (BY MR. MODI) Can the dummy pattern be
- another mechanical structure other than a gate stack?
- MR. CHIU: Objection to form.
- A. What other material are you referring to?
- 13 I don't understand the question.
- Q. (BY MR. MODI) Do you understand the term
- "mechanical structures"?
- A. Well, the dummy -- dummy pattern -- you're
- right, the dummy pattern only serve as a mechanical
- purpose. So it is a mechanical structure.
- Q. So my question is, can the dummy pattern
- be another mechanical structure other than a gate
- 21 stack?
- MR. CHIU: Objection to form.
- A. You mean formed with a different layer of
- 24 material?
- Q. (BY MR. MODI) I'm just trying to

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- understand what other mechanical structures can a
- dummy pattern constitute.
- 4 MR. CHIU: Objection to form.
- A. Why would anyone do that?
- 6 Q. (BY MR. MODI) Can you just answer my
- question?
- 8 A. Yeah, I am answering your question. That
- 9 is -- that is not reasonable to use a different
- material when you deposit -- you just cannot deposit
- different material in different part of the substrate
- on the layer.
- And if you deposit a layer of -- for the
- gate stack and then remove it and then put -- remove
- part of it and then put down another layer different
- 16 from that, that's -- makes the process very
- complicated, unreliable. That's not the right way to
- do things, and that's unreasonable, and it's kind
- of -- kind of stupid in some way. I'm sorry to say
- that, but it is.
- A person of ordinary skill in the art
- would not choose such a complicated process to
- ²³ achieve something that is doable and much simpler
- using a same material and same step and formed
- simultaneously as the gate stack.

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/26/16
```

- Q. Does Lee say that you cannot do that?
- MR. CHIU: Objection; form.
- A. Well, Lee discloses that it does that, as
- 5 I mentioned. But to the extent that Lee does not
- 6 explicitly disclose, then it's obvious that this --
- 7 that this dummy gate or dummy pattern is formed at
- 8 the same time and the same material as the gate stack
- ⁹ on the active region.
- Q. (BY MR. MODI) I don't think you answered
- my last question, Dr. Lee.
- MR. CHIU: Is there a question
- 13 pending?
- A. Does Lee say that you cannot do that? Is
- that the question?
- Q. (BY MR. MODI) Uh-huh.
- MR. CHIU: Asked and answered.
- Objection; asked and answered and objection to
- 19 form.
- A. You're saying does Lee say that you cannot
- use a different materials and process as the first
- 22 conductive layer -- first patterned conductive layer
- on the active region? Is that what you're saying?
- O. (BY MR. MODI) Yeah. Start with that.
- A. I think I answered the question, that it

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 does say that -- at several places -- that through
- deposition and etch-back process.
- 4 And so a person of ordinary skill in the
- 5 art would understand that that -- that means that the
- 6 process of Figure 3 and Figure 4 are the same and
- ⁷ that the etch stop layer is done by -- on the same
- ⁸ way. So I don't see how it is not disclosed or at
- 9 least make obvious that the two structures are the
- 10 same.
- Q. So let me ask you this. Is it your
- testimony today that, unless Lee says otherwise, a
- dummy pattern must be a gate stack?
- MR. CHIU: Objection to form,
- mischaracterizes the witness's testimony.
- A. Well, first of all, all of the figures,
- the dummy pattern and the first patterned conductive
- layer, looks the same. Second of all, the
- descriptions of the process are the same, and so
- there's no disclosure in Lee indicating the contrary.
- In other words, there's no description in Lee saying
- that it's using a different structure and process.
- And, as I mentioned, that forming the
- first patterned conductive layer and second patterned
- conductive layer, which is a dummy pattern,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- simultaneously are the only design choice that would
- 3 be practical from a manufacturing standpoint.
- Q. (BY MR. MODI) Dr. Lee, you did not answer
- my question. It's a very simple question. Can you
- 6 give me a yes or no?
- And the question is, so it is your
- 8 testimony today that, unless Lee says otherwise, a
- 9 dummy pattern must be a gate stack? Yes or no.
- MR. CHIU: Objection; form,
- mischaracterizes the witness's testimony.
- 12 A. No, I think I answered your question, that
- all the indication, in the figure, the
- specifications, and a knowledge of a person of
- ordinary skill in the art, that the first patterned
- conductive layer and second patterned conductive
- layer are formed the same way and patterned
- simultaneously.
- So Lee does not disclose -- what do you
- say? -- that -- that the dummy pattern and the gate
- stack are formed differently and at the different --
- using different masks. So I think it is unreasonable
- to say that the dummy patterned and the first
- patterned conductive layer are formed differently,
- unless Lee specifically say that.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. (BY MR. MODI) So the answer is yes to my
- question?
- A. No. I think I -- I -- the answer is yes,
- 5 and also I want to clarify that, what it means.
- ⁶ Q. Do all structures made with the deposition
- and etch-back have to end up with the same structure?
- MR. CHIU: Objection to form.
- A. I don't understand what you mean by "same
- structure." You mean same dimension, same width, or
- what? I mean, it depends on the -- what -- it's such
- a general question. What do you mean by that?
- Q. (BY MR. MODI) Same sequence of layers?
- A. Are you talking about Figure 3, Figure 4?
- Q. I'm talking about --
- A. In general, hypothetical?
- Q. I'm talking about in the context of Lee.
- A. In the context of Lee, it shows that the
- 19 structures end up at same structure in the figures.
- You can see.
- Q. So it's your --
- A. And the specification also say that.
- Q. So it's your sworn testimony today that
- all structures made with the deposition and etch-back
- in Lee and not with the same layer configuration?

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/26/16
```

- 2 A. No, I'm not saying that. You can see that
- Figure 5 looks different from the other figures, even
- though it's also deposition and etch-back, because
- 5 it's etched into the substrate more, so that the
- ⁶ sidewall is now effectively taller. This is what
- 7 Figure 5, the third embodiment, is trying to do.
- 9 O. So with the exception of Figure 5, is it
- ⁹ your sworn testimony today that all structures made
- with the deposition and etch-back have to end up with
- the same layer configuration?
- MR. CHIU: Objection to form.
- A. Well, what I'm saying is that -- only that
- the structures made with deposition and etch-back
- shown in Lee and in the specification, but also in
- the figures also shows that -- support the fact that
- they are the same layer configurations.
- Q. (BY MR. MODI) So are you saying that
- deposition and etch-back does not mean you're going
- to end up with the same layer configuration?
- MR. CHIU: Objection to form.
- A. Are you saying formation of the sidewall
- through that process?
- Q. (BY MR. MODI) The gate structure.
- MR. CHIU: Objection; form.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. No, what I'm saying is that the -- the
- gate structure are the same in all the figures.
- Figure 3, Figure 4, Figure 5. But Figure 5, the
- 5 difference is that the sidewall is different. That's
- ⁶ all.
- Q. (BY MR. MODI) Okay. Is that the only
- 8 difference?
- 9 A. Difference what?
- MR. CHIU: Objection to form.
- Q. (BY MR. MODI) You said only the sidewall
- 12 is different.
- A. Well, also that the --
- MR. CHIU: Objection to form.
- A. -- in Figure 5 -- also in Figure 5 the
- substrate is etched to create a step. So that's
- another difference. And Figure 5 does not show a
- dummy pattern on the field region.
- MR. MODI: Should we take a break?
- THE WITNESS: Sure.
- 21 (Break.)
- Q. (BY MR. MODI) Dr. Lee, during the break
- did you talk to you attorneys about the substance of
- your deposition?
- ²⁵ A. No.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. Did you discuss anything with them?
- A. About the flights, getting the luggage.
- 4 MR. CHIU: Objection; relevance.
- ⁵ Q. (BY MR. MODI) So do you have the '902
- ⁶ patent in front of you, Dr. Lee?
- ⁷ A. Yes.
- Q. Can I have you go to Claim 1, please?
- A. Yes.
- 0. In Claim 1 we talked about a limitation
- 11 yesterday, specifically the one that says "an
- insulating spacer along a sidewall of the second
- patterned conductive layer." Do you remember that?
- 14 A. Yes.
- Q. Is it your opinion that this claim feature
- requires that a spacer directly touch the sidewall of
- the second patterned conductive layer?
- A. (Reviewing document.)
- Well, in Lee the spacer does touch the
- sidewall and also is along the sidewall. So does it
- have to be? Probably not.
- Q. Can I have -- do you have the Yasushige
- reference in front of you?
- 24 A. Yes.
- Q. Do you have it? It's your opinion that

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Yasushige discloses a dummy pattern. Is that right?
- A. Yes.
- Q. And I believe it's -- you say it's
- ⁵ referenced numeral 7d?
- A. Yes. Yes, the dummy pattern 7d.
- ⁷ Q. And I believe it's your position that
- ⁸ Yasushige -- in Yasushige, the dummy pattern protects
- ⁹ the field oxide layer from etching?
- A. Yes. Yasushige recognize that during the
- etching process of the insulator, that any mask
- misalignment can cause damage to the field oxide,
- unless a dummy pattern protect the field oxide.
- Q. Can I have you turn to Figure 6 of
- 15 Yasushige. Are you there?
- 16 A. Yes.
- Q. In Figure 6, does reference numeral 5
- denote the field oxide region?
- A. Yes, 5 is the field oxide region.
- Q. And do you see dummy pattern 7d on two of
- the regions denoted as 5?
- A. Yes, there is 7d on top of 5.
- Q. And then there is also two other regions
- denoted as 5 that don't have dummy pattern 7d. Is
- that right?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. That's right, yes.
- Q. And you agree that the device of Figure 6
- 4 undergoes an isotropic etching to form sidewalls of
- ⁵ gate 7?
- A. Sidewall, you mean 37? Did you say 7 or
- ⁷ 37?
- 8 O. I said sidewalls of gate 7.
- A. Oh, on the active region of gate 7. Okay.
- 10 Yes.
- Q. And you agree that there is no dummy
- pattern 7d to protect two of the field oxide regions
- ¹³ 5?
- A. Yeah, 7d, the two 7d's in Figure 5
- through 7 and some of the field oxide do not have 7d
- on top.
- Q. So the ones that don't have 7d on top,
- they don't protect those regions. Right?
- A. That's right. Those oxide are not
- protected by the etch-inhibiting layer, the dummy
- layer 7d.
- Q. Dr. Lee, can I have you turn to the '902
- patent again for me, please?
- 24 A. Okay.
- Q. And if you can go -- turn to Paragraph 27

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- of your declaration for me.
- A. Which declaration?
- Q. Which one do you have in front of you?
- 5 A. I have both of them.
- Q. Okay. I don't think it matters, so...
- A. What page?
- Q. Which declaration do you have, for the
- 9 record?
- ¹⁰ A. 1013.
- Q. Okay. I'm just handing this back to you.
- 12 It's just the exhibit for the court reporter.
- 13 Can you go to Paragraph 27 of
- Exhibit 1013? Are you there?
- ¹⁵ A. Yes.
- Q. Can you read Paragraph 27 to yourself and
- let me know when you're done?
- A. (Reviewing document.)
- 19 Yes.
- Q. Do you agree that in Figure 4, Element 44
- denotes a first patterned conductive layer and
- 22 Element 44A denotes a second patterned conductive
- layer?
- MR. CHIU: Objection; compound.
- Q. (BY MR. MODI) Dr. Lee, let me know when

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- you're ready. Actually, I'll just read it for the
- benefit of the court reporter.
- Do you agree that in Figure 4, Element 44
- ⁵ denotes a first patterned conductive layer, and
- 6 Element 44A denotes a second patterned conductive
- ⁷ layer?
- MR. CHIU: Objection; form.
- ⁹ A. Well, I think the first patterned
- conductive layer comprised of the conductive portion
- and the insulating spacer along the sidewall. If you
- look at Claim 3 of the patent, it says that the
- "first patterned conductive layer comprises a
- 14 conductive portion and insulating spacers along
- 15 sidewalls thereof."
- Q. (BY MR. MODI) I think my question was
- simple. Let's go back. Can you look at Paragraph 27
- of your declaration for me?
- ¹⁹ A. Yes.
- Q. Okay. You have that in front of you.
- 21 Right?
- ²² A. Yes.
- Q. In that paragraph, you testify that 44A is
- a second patterned conductive layer. Yes or no?
- ²⁵ A. Yes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. Okay. And in that same paragraph you
- testified that Item 44 is the first patterned
- 4 conductive layer. Do you see that?
- ⁵ A. Yes. That it -- that is, the first
- patterned conductive layer is the conductive portion
- of the first patterned conductive layer. The first
- Patterned conductive layer, according to Claim 3,
- 9 comprises both conductive portions and the insulating
- spacers, but other -- I mean, you could say that the
- 11 first patterned conductive layer only conduct -- only
- the first -- only the conductive portion, and that's
- 13 fine too.
- But I think with respect to Claim 3, that
- the first patterned conductive layer comprise both a
- 16 conductive portion and the insulating spacers. So --
- Q. Dr. Lee, is Paragraph 27 correct?
- 18 A. Yes.
- Q. In Paragraph 27 you say, under the figure,
- that "...the second patterned conductive layer is
- electrically isolated and thus serves as a dummy
- pattern." Do you see that?
- A. Where are you reading?
- Q. Right under the figure, Paragraph 27. It
- starts "the second."

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. I see, yeah.
- 3 (Reviewing document.)
- 4 Yes, it is electrically isolated.
- ⁵ Q. And you point to Column 4, Lines 27
- 6 through 30?
- ⁷ A. Yes.
- 0. Do you see that?
- A. Yes.
- Q. Can you go to Column 4, Lines 27 through
- 11 30 of the '902 patent?
- 12 A. Okay.
- Q. Read that to yourself and let me know when
- you're done.
- A. (Reviewing document.)
- Yes.
- Q. Do you agree that in Column 4, Lines 27
- through 30, the '902 patent explicitly states that
- the second patterned conductive layer is electrically
- isolated?
- A. That's what it says on Column 4.
- Q. Can I have you go to Column 5, Lines 36
- through 38?
- A. Line 36 to what?
- Q. 38. If you could read those to yourself

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 and let me know when you're done.
- A. (Reviewing document.)
- Yes, I'm done.
- ⁵ Q. Do you agree that in Column 5, Lines 36
- through 38, the '902 patent explicitly states that
- ⁷ the second patterned conductive layer serves no
- 8 electrical function. Right?
- A. Yes.
- Q. So let me ask you, if you only had in
- 11 front of you Figure 4 of the '902 patent without the
- benefit of the language in the specification that we
- just read, would you still say that Element 44A is
- electrically isolated and thus serves as a dummy
- 15 pattern?
- MR. CHIU: Objection; form,
- incomplete hypothetical.
- A. (Reviewing document.)
- Well, I mean, now that the process and the
- descriptions of the structures are disclosed, then a
- 21 person of ordinary skill in the art would know that
- that is electrically isolated and does not serve any
- electrical function.
- So by just taking away the description, it
- still doesn't take away the fact that it is

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² electrically isolated and serves no electrical
- function. I mean, every figure have some description
- 4 and caption -- at least some caption associated with
- ⁵ it.
- O. (BY MR. MODI) Okay. So let me break this
- down for you. So assume the language in Column 4,
- 8 Lines 27 through 30, and Column 5, Lines 36 through
- 9 38, does not exist in the '902 patent.
- 10 A. Yes.
- 11 Q. Is it your opinion that Element 44A is
- electrically isolated and thus serves as a dummy
- 13 pattern?
- MR. CHIU: Objection; form,
- incomplete hypothetical.
- A. No. There are many other places in the --
- in the specification talk about the purpose of the
- invention, and that it is electrically isolated in
- 19 Column 3, and many other places talk about
- etch-inhibiting layer. So I don't understand -- just
- taking those lines out would not take away the fact
- that 44A is electrically isolated and serve as a
- dummy pattern.
- Q. (BY MR. MODI) Okay. Let me ask you this
- way. Assuming the specification did not use

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- electrical isolation language, but you had a figure
- like Figure 4 that shows a cross-sectional view of a
- 4 conductive layer with insulators on all sides, would
- 5 your opinion change as to whether the second
- 6 conductive layer is electrically isolated?
- MR. CHIU: Objection; form,
- incomplete hypothetical.
- ⁹ A. Are you saying that you change the problem
- completely, take away the whole specifications, and
- tell me that 44A is not electrically isolated? Then,
- 12 yeah, it's not electrically isolated, then.
- Q. (BY MR. MODI) That wasn't my question,
- Dr. Lee. Would you like me to ask it again?
- A. Yes, please.
- Q. Assuming the specification does not use
- the electrical isolation language but you had a
- figure like Figure 4 that shows a cross-sectional
- view of the conductive layer with insulators on all
- sides, would your opinion change as to whether the
- second conductive layer is electrically isolated?
- MR. CHIU: Objection; form,
- incomplete hypothetical.
- A. So you're saying that in the specification
- you arbitrarily take away the word "electrically

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- isolated from everywhere?
- ${ t Q.}$ (BY MR. MODI) Yes.
- 4 A. What are you replacing with? That's not a
- 5 complete sentence there.
- Q. I want you to assume that that doesn't
- exist in the specification.
- MR. CHIU: Objection; form,
- ⁹ incomplete hypothetical.
- 10 A. No. The -- if you read the specification
- and understand the problem that's trying to solve,
- and knowing what the problem that you're trying to
- solve, and you take away, arbitrarily, that -- first
- of all, the paragraph doesn't make sense anymore.
- ¹⁵ And -- and knowing the fact that it is electrically
- isolated, you're taking away some paragraph and
- change the problem completely, it still doesn't take
- 18 away the fact that 44A is electrically isolated.
- Q. (BY MR. MODI) Do you agree that Figure 4
- shows a cross-section?
- MR. CHIU: Objection to form.
- A. I mean, cross-section of what?
- Q. (BY MR. MODI) Cross-section of an
- embodiment that's shown.
- A. Yeah, it does show a cross-section.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 0. Of what?
- A. Of a microelectronic structure.
- Q. And do you agree that Figure 4 there is a
- ⁵ conductor with insulating layers on all sides?
- A. Are you referring to 44A?
- 7 Q. Sure. Let's go with that.
- ⁸ A. Now, are you taking away all the
- 9 specification again, that -- the description of 40a,
- 46a, 42, 40? Are you taking away all the description
- 11 again? What's the boundary condition of your
- 12 hypothetical question?
- Q. I haven't gotten there yet.
- A. So what's your question?
- Q. My last question was do you agree that
- Figure 4, there is a conductor 44A with insulating
- layers on all sides?
- MR. CHIU: Objection to form.
- A. At the point of the fabrications at this
- point.
- Q. (BY MR. MODI) Assume that you only had
- this information and nothing else. Would you say
- that 44A is electrically isolated?
- MR. CHIU: Objection; form.
- A. Assume that I only have this information.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- What information?
- O. (BY MR. MODI) That Figure 4 shows a
- 4 cross-section, and that Figure 4, there is a
- 5 conductor 44A with insulating layers on all sides.
- A. So you're saying that -- assuming that I
- only have the figure?
- 8 O. And the information I just gave you.
- 9 MR. CHIU: Objection to form.
- 10 A. The information that the insulators are on
- all four sides. Okay. So let's assume that.
- Q. (BY MR. MODI) Would you say that 44A is
- electrically isolated?
- A. Well, knowing '902 patent, and knowing
- what it says, you know, you change the problem, and
- 16 the '902, the specification clearly say that 44A is
- electrically isolated. So if you change a problem
- and, you know, that doesn't take away the fact that
- ¹⁹ 44A is electrically isolated.
- Q. So, Dr. Lee, I asked you to assume certain
- facts. You're an expert here. Right?
- A. Yeah.
- Q. So I'm entitled to ask you hypotheticals.
- Do you understand that?
- 25 A. Okay.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- MR. CHIU: Objection. Harassing
- 3 the witness.
- Q. (BY MR. MODI) So I'm asking you a
- ⁵ hypothetical.
- ⁶ A. Okay.
- Q. All right? Assume you only had the
- information that I gave you, which is Figure 4.
- ⁹ There is a conductor 44A with insulating layers on
- all sides. That is all the information you had.
- Would you say that 44A is electrically isolated?
- MR. CHIU: Objection to form,
- incomplete hypothetical.
- A. Is that a cross-section representative of
- the entire structure or what is -- you know, give me
- the description of your cross-section, if you have
- this hypothetical.
- Q. (BY MR. MODI) It's the cross-section that
- 19 you're seeing in front of you.
- A. No, what is the cross-section of? The
- 21 cross-section of --
- O. A microelectronic structure.
- A. -- a microelectronic structure of -- of
- the entire microelectronic structure?
- Q. Let's say it's a cross-section of a gate

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² structure.
- A. But is it representing -- representative
- of the cross-section of across the -- the device or
- 5 how do you cut the structure?
- ⁶ Q. It would be the same type of cross-section
- that you have in front of you in Figure 4.
- A. Cutting across the device?
- Q. Yes.
- 10 A. Okay. Then if you cut across the device
- uniformly, it is still electrically isolated.
- Q. And let's say if I did not give you the
- cross-section information, that it's cut uniformly,
- can you not answer the question?
- MR. CHIU: Objection; form,
- incomplete hypothetical.
- A. You're saying that if you only show one
- cross-section of a specific cut and telling me that
- another cross-section would look different? Are you
- 20 saying that?
- Q. (BY MR. MODI) I don't think I'm saying
- 22 that. I was just trying to --
- A. Well, what are you saying? What's the
- boundary condition you have here?
- Q. I was trying to understand what you were

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² saying. You were saying "cut across a device
- uniformly."
- ⁴ A. Right.
- ⁵ Q. So let me ask you this way. Are you not
- 6 able to answer the question unless you have more
- ⁷ information about the cross-section?
- 8 MR. CHIU: Objection to form.
- A. Well, you got to tell me that -- I mean,
- in this figure, the cross-section does show that 44A
- is electrically isolated and --
- Q. (BY MR. MODI) How does -- I'm sorry.
- 13 Finish.
- 14 A. So based on this, one can conclude that
- 15 44A is electrically isolated unless you show me data
- that's contrary to that. Are you saying that there
- is another cross-section that shows contrary to that?
- Q. Are you finished?
- 19 A. (Nods.)
- Q. So cross-section 44A -- sorry. So the
- figure that you're looking at, Figure 4. Right? How
- does it tell you that it's electrically isolated?
- A. Well, as you see, that it is surrounded by
- insulators.
- Q. So you're basing it on the fact that it's

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- surrounded by insulators that it's electrically
- isolated?
- A. Now, are you saying that the specification
- 5 is not --
- ⁶ Q. Right.
- ⁷ A. -- given?
- 0. It's not.
- A. And what's the description of the figures?
- Are those numbers still corresponding to the
- interlayer dielectric field oxide insulating spacers
- ¹² 48, 42, 46a?
- Q. Yes, sir.
- A. And this is a cross-section of a
- ¹⁵ microelectronic device?
- 0. Yes.
- A. Yeah. If all the information you gave me
- is this, and not showing any data that contraries to
- 19 that, based on this cross-section, yeah, 44A is
- electrically isolated --
- 0. Can I have --
- A. -- especially --
- Q. -- can I have you turn to --
- MR. CHIU: Were you finished?
- A. -- especially with, you know, knowing the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- description of the invention in '902.
- Q. (BY MR. MODI) Can we go to Dennison?
- ¹ A. Yes.
- 5 Q. Do you have the Dennison reference in
- front of you?
- 7 A. Yes.
- MR. CHIU: Can we take a break?
- 9 MR. MODI: Yes.
- 10 (Break.)
- 11 (Mr. Naples not present for the
- rest of the deposition.)
- MR. CHIU: And just to get on the
- record, we've been going for seven hours, so the
- parties have agreed that the questioning with
- respect to the IPR 2015-1327 petition has
- concluded, and we're moving on with IPR
- ¹⁸ 2015-1320.
- Q. (BY MR. MODI) Dr. Lee, can we go to
- Dennison, please?
- A. Yes, please.
- O. You have Exhibit 1007?
- ²³ A. Yes.
- Q. Can you please turn to Figure 1 of
- Dennison for me.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Dr. Lee, do you have Figure 1?
- 3 A. Yes, I do.
- Q. So you have Figure 1 of Dennison in front
- of you? And I believe you have the corresponding
- ⁶ page of your declaration in front of you. Is that
- ⁷ right?
- A. Which page are you referring to?
- Q. I think you have a specific page open,
- don't you, from your declaration?
- A. Okay. Sure.
- Q. Which page do you have open?
- A. I think I have 47. I don't know what your
- question is. So I just opened some page.
- Go ahead.
- Q. Is there a reason why you went to Page 47?
- A. I suspect that you were asking -- going to
- 18 ask electrically isolated. That's why.
- Q. Do you have Figure 1 of Dennison?
- ²⁰ A. Yes, I do.
- Q. Do you agree that Dennison discloses two
- elements marked as 20B and 20C are gate members of
- two MOSFETs?
- MR. CHIU: Objection; form.
- A. Yeah. In Column 10, it says "transistor

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- gate members 20B, 20C."
- Q. (BY MR. MODI) And each of these gates,
- 4 20B and 20C, include a gate conducting layer 22 and a
- 5 gate insulating protective layer 28. Right?
- 6 A. Yeah. It's in Column -- Column 10,
- 7 Line 52 to 56 says that.
- 8 O. And it is your understanding that a third
- gate structure is formed just to the right of
- gate 20B. Is that right?
- A. That's right.
- 0. And that the third gate structure contains
- the same layers as gate 20B. Is that right?
- MR. CHIU: Objection to form.
- A. (Reviewing document.)
- I'm saying that the third gate structure
- and the patterned conductive layer, the first
- patterned conductive layer, such as 20B, are formed
- using the same set of steps, and the process is
- formed -- performed simultaneously.
- Q. (BY MR. MODI) Dr. Lee, I know what you
- said in your declaration. Can you focus on my
- question, sir?
- MR. CHIU: Objection to form.
- Q. (BY MR. MODI) So the question is, is it

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- your understanding that the third gate structure
- 3 contains the same layers as gate 20B?
- 4 MR. CHIU: Objection to form.
- A. Well, as I -- as I said, there's form
- using the same set of steps, so, therefore, each gate
- member is form of the same layer, the polysilicon
- layer, tungsten silicide layer, the gate oxide
- 9 protective layer, and the insulating spacer members.
- Q. (BY MR. MODI) So you agree that the third
- gate structure also has a conductive layer 22.
- 12 Right?
- MR. CHIU: Objection to form,
- mischaracterizes the witness's testimony.
- A. Well, it has -- the dummy structure has
- the same polysilicon layer, which is 24, and tungsten
- silicide layer, which is 26.
- Q. (BY MR. MODI) Both of which are referred
- to as the conductive layer 22. Right?
- MR. CHIU: Objection to form.
- A. Well, in Column 10 it only specifically
- call out 20B and 20C that specifically call that gate
- conductive -- conducting layer 22. And -- yeah.
- Q. (BY MR. MODI) So --
- A. So, yeah, 26 and 24 combined -- is that

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- what they call 22?
- 3 MR. CHIU: Objection to form.
- A. (Reviewing document.)
- I think, based on the description of the
- figure and the specification, that one of ordinary
- ⁷ skill in the art would understand that Dennison
- 8 discloses that the dummy structure, the third gate
- 9 comprise polysilicon gate layer, polysilicon
- layer 24, and the tungsten silicide layer 26 because
- it's formed using the same step as the first
- 12 patterned conductive layer.
- Now, of course, the patent does not call
- out those layer as 22.
- Q. (BY MR. MODI) So it's your testimony
- today that what's labeled as 22 in Figure 1 does not
- 17 include 24 and 26?
- MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- A. In the specification, it identified 20B
- and 20C, those two layer, as 22, and it actually does
- not label the dummy structure.
- Q. (BY MR. MODI) But it's your testimony,
- right, that that third gate structure contains the
- same layers as gate 20B?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- A. Well, it was formed in the same set of
- 5 steps, and each member is formed of the same layers,
- namely, 24, polysilicon, tungsten silicide, and gate
- 7 protective layer, 28, and insulating spacers.
- Q. (BY MR. MODI) But you don't agree that
- the third gate structure includes conductive
- ¹⁰ layer 22?
- 11 A. Well, if you call that 22 -- 24 plus 22 is
- 12 22, then, yeah, sure, that it contains 22 layers
- 13 also.
- Q. Dr. Lee, you are the expert here, so I
- want your testimony.
- A. Okay. So if the layer 24 plus 26 -- yeah,
- the gate conducting layer 22 comprises 24 and 26. So
- the dummy gate has a polysilicon layer and the
- 19 silicide layer. So, therefore, the -- one can say
- that, yeah, you -- that's called 22. Yes.
- Q. Where are you -- what portion of Dennison
- are you looking at? Can you tell me the column and
- line numbers, please?
- A. Well, I'm looking at Column 10.
- Q. And what lines?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. Lines, say, 51 to 59.
- Q. And in your opinion, those lines describe
- 4 the first, second, and third gate structures?
- ⁵ A. No. What I said is that on -- on Line 57,
- it says that 22 comprises 24 and 26. Starting 20 --
- 7 52, it only describe the two gate members on the
- 8 active region, 20B and 20C.
- 9 Q. So do you agree that that portion does not
- describe the third gate structure?
- MR. CHIU: Objection; form.
- 12 A. Well, Line 52 specifically only talk about
- 13 20B and 20C and not about the dummy -- dummy layer --
- or dummy pattern. The third gate.
- Q. (BY MR. MODI) Can you point me to a
- portion of Dennison which describes the third gate
- 17 structure?
- MR. CHIU: Objection to form.
- A. (Reviewing document.)
- The specification does not explicitly call
- out the third gate structure, but the figures and the
- fact that it says that -- in Column 3 it says that
- "It is well-known in the art to reduce the number of
- mask step in the integration -- integrated circuit
- manufacturing process not only reduces the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² manufacturing costs and time but generally increases
- 3 the quality and reliability of the end product."
- That basically describe that the third
- ⁵ gate, the dummy gate, is formed at the same time as
- 6 the first patterned conductive layer.
- 7 Q. (BY MR. MODI) What lines are you reading
- 8 from?
- A. Column 3, Lines 13 through 18.
- Q. And would you agree that Dennison doesn't
- actually refer at all to the third gate structure in
- the specification? Right?
- MR. CHIU: Objection to form.
- A. Like I said, Dennison specification does
- not explicitly call out and refer to the third gate
- structure, but the figures and the specifications
- talk -- in Column 3 that I talk about, describe and
- discloses that the third gate, that is, the dummy
- gate, is formed simultaneously with the first
- patterned conductive layer.
- Q. (BY MR. MODI) Do you -- does Dennison use
- the terms "dummy pattern"?
- A. You mean in the specifications?
- Q. Let's start there.
- A. No, it does not.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. Does it use the words "dummy gate"?
- A. No, it does not. It doesn't mean that
- 4 it's not there.
- 5 Q. Does it use the word "dummy"?
- A. No, it does not. But that doesn't mean
- ⁷ it's not there.
- Q. But you're not able to point me to any
- 9 other passage other than this Column 3 that supports
- your opinion?
- A. And the figures that support my opinion.
- ¹² And --
- Q. So can I have you go to your declaration,
- on Page 46, please.
- 15 A. Okay.
- Q. You have a figure on Page 46 of your
- ¹⁷ declaration?
- MR. MODI: And just for the
- record, I'm referring to Exhibit 1013.
- Q. (BY MR. MODI) Do you see that?
- 21 A. Yes.
- Q. And you see there you've annotated the
- conductive layer in purple on Page 46 of your
- declaration. Do you see that?
- ²⁵ A. Yes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. And you equate it to the patterned
- 3 conductive layer. Is that right?
- ^l A. Yes.
- ⁵ Q. So that the record is clear, I'll refer to
- that as the purple conductive layer today. Is that
- ⁷ okay?
- A. Sure.
- 9 Q. Now, it is your opinion that the purple
- conductive layer is a dummy pattern. Is that right?
- 11 A. Yes, that the purple conductive layer on
- the -- of the -- of the third gate is the -- is the
- dummy pattern.
- Q. And it's your opinion that the purple
- conductive layer is electrically isolated from the
- substrate and circuits thereon. Right?
- A. That is correct, that it -- it is
- electrically isolated --
- Q. Can you show me --
- A. -- from the circuit.
- Q. -- where in Dennison's specification it
- causes conductive -- the purple conductive layer is
- electrically isolated?
- A. First of all, that the figure clearly
- shows that it is electrically isolated, and,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- furthermore, in specific -- in Column 10, Line 1
- 3 to 3, Dennison discloses that the "wafer include an
- ⁴ array region, which include many identical cells (one
- 5 cell show)."
- That means that each identical cell the
- 7 patterned conductive layer passes through that is
- 8 similar and that it is electrically isolated from the
- ⁹ substrate and circuit thereon.
- Q. So you said figure -- the figure clearly
- shows it's electrically isolated. What in the figure
- 12 shows that?
- A. Well, the figure clearly shows that and
- discloses that the patterned conductive layer, the
- purple layer that you're talking about, is surrounded
- on all sides by insulating layers: the thick field
- oxide layer, which is highlight in blue; the
- transistor insulating spacer, which is highlight in
- orange on each side; and the gate insulating
- protective layer, which highlight in green.
- Q. So it's your opinion that the figure by
- itself shows that it's electrically isolated?
- MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- A. Well, the figure together with the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² specification that I told you.
- Q. (BY MR. MODI) If I took away the portion
- of the specification you told me, would you agree
- that the figure supports your opinion?
- A. No. The specification already indicate --
- discloses that the structure is isolated everywhere.
- 8 And the fact that you just take out that
- 9 specification and change the story doesn't mean that
- it's taking away the fact that it is electrically
- isolated everywhere.
- Q. So what I would want you to do is
- everywhere that you're using to support your opinion
- that it's electrically isolated, can we go through
- the spec and can you identify those passages for me?
- 16 We can start with Column 10, Lines 1 through 3. I
- believe that's the first one you told me.
- And just so the record is clear, can you,
- just for the record, read the sentence into the
- record that you believe supports your opinion that
- the purple conductive layer is electrically isolated?
- A. In Column 10, Line 1 says, "Wafer 10
- includes an array region 11, which includes many
- identical cells (one cell shown)."
- Q. So does that phrase use the words

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- "electrically isolated"?
- 3 A. No, it does not.
- Q. So if you have an array of cells, they
- must be electrically isolated. Is that your opinion?
- 6 MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- A. No. I'm saying that -- first of all, the
- ⁹ figures and the figure captions that describe the
- figures shows that the purple gate, the patterned
- conductive layer, is surrounded all sides by
- insulating layer -- layers.
- Q. (BY MR. MODI) Does Column 10, Lines 1
- through 3 --
- MR. CHIU: Wait. Were you done?
- A. Which are, you know, the layers that I
- talk about. The blue layer, which is the field
- oxide, the spacer, the orange, which is insulating,
- 19 and the gate protective layer 28, which is orange --
- green. I'm sorry.
- Q. (BY MR. MODI) So Column 10, Lines 1
- through 3, do they refer to the third structure?
- ²³ A. Yes.
- 0. In what sense?
- A. Well, it's saying that the figure shows an

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² array, and that this array includes many identical
- cells, and one cell shown, and that cell include the
- third patterned layer, the dummy gate.
- ⁵ Q. Okay. What else in the specification
- ⁶ supports your electrically isolated opinion?
- A. Well, if you look at, for example,
- 8 Column 7 through Column 8, Column 7, Line 7, to
- 9 Column 8, Line 31, it describe the process and the
- methods of the invention, and nowhere it discloses
- that the third gate is connected to the substrate or
- 12 the circuit.
- And together with the figures, which
- 14 clearly discloses that the third patterned -- that
- the patterned conductive layer, the third gate you're
- referring to, is surrounded by insulator in all
- sides. And together with the specification in
- Column 10 that I was referring to, it clearly
- discloses that the patterned conductive layer is a
- dummy pattern electrically isolated from the
- ²¹ substrate and circuits.
- Q. So Column 7 through Column 8, does it use
- the word "electrically isolated" there?
- A. No, it does not.
- Q. Does it specifically mention the third

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² gate structure there? Well, let me use the word that
- you use -- explicitly mention the third gate
- 4 structure there?
- A. Well, it does not explicitly mention the
- 6 word "third gate structure."
- ⁷ Q. What besides Column 7 through Column 8 and
- 8 Column 10, Lines 1 through 3, support your opinion,
- ⁹ if any?
- A. Well, in fact, the entire specification
- discuss the process and the methods of Dennison's,
- and there is -- all the evidence support the fact
- that the third -- or that the third gate, what you
- call the third gate, the patterned conductive layer,
- is a dummy pattern electrically isolated from the
- circuit and the substrate.
- 0. Dr. Lee --
- A. And there is nowhere in the specification
- show the contrary.
- Q. So, Dr. Lee, I asked you for specific
- references. Okay? So, so far you've given me
- ²² Column 7 to Column 8, and you've given me Column 10.
- ²³ Can you give me any other specific references that
- support your electrically isolated opinion?
- A. (Reviewing document.)

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- So, for example, in Column 11, when it
- describe Figure 2, it talks about that using the
- dummy pattern as a mechanical purpose for etch
- inhibiting. And nowhere there talks about that gate
- is connected to the substrate or the circuits.
- 7 Q. Dr. Lee, can I just -- so I'm following
- you, what exactly -- what lines are you looking at in
- 9 Column 11?
- 10 A. Column 11, say, starting from 34, all the
- way to Column 12, Line 2.
- Q. Okay. So it's your opinion that that
- column talks about the dummy pattern?
- A. It talks about using that as an
- etch-inhibiting layer.
- Q. But you agree that it doesn't use --
- specifically mention the third gate structure -- or
- actually let me withdraw this.
- Would you agree that it explicitly does
- not mention the third gate structure?
- A. (Reviewing document.)
- No, it does not.
- O. And it doesn't use the term "electrically
- isolated." Right?
- A. No, it does not.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. Okay. What else in the specification
- ³ supports your electrically isolated opinion?
- A. No. Those -- those are -- I mean,
- ⁵ Figure 1 through 16 all discloses that the -- the
- patterned conductive layer is a dummy pattern
- ⁷ electrically isolated from the substrate and circuit.
- And in the specification, those places
- ⁹ that I told you in Column 7 and 8, and Column 11
- and 12, and Column 10 all support that fact that the
- 11 arrays include many identical cells and one cell
- shown, meaning that if each cell is -- it --
- Q. Dr. Lee, I'm going to stop you.
- 14 A. Okay.
- MR. CHIU: Wait. Hold on.
- MR. MODI: No, no. Hold on. No,
- no. You're not going to coach. You're not going
- to coach. We're going to call the board.
- MR. CHIU: All I'm saying is he
- hasn't finished his answer.
- MR. MODI: No, no, no. You have
- been coaching. If you want to -- he can tell me.
- ²³ No, no, no.
- MR. CHIU: How have I been
- coaching him?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- MR. MODI: You have been coaching
- 3 him, so please stop.
- 4 MR. CHIU: I'm just saying let him
- ⁵ finish his answer.
- MR. MODI: Let me talk to the
- 7 witness.
- Q. (BY MR. MODI) So, Dr. Lee, I do not want
- 9 you to review --
- A. I am not finished.
- Q. Your attorney --
- MR. CHIU: I am not coaching
- anything. I'm just telling -- asking you to
- allow the witness to finish the answer.
- MR. MODI: Okay. I will allow him
- to finish the answer.
- Q. (BY MR. MODI) Okay. But let me ask you a
- 18 question, Dr. Lee. My question was very simple.
- Okay? I asked you what else in the specification
- supports your electrically isolated opinion.
- A. That's it.
- Q. That was my question.
- A. Yeah. So that's it.
- Q. So just to be clear, because I want to
- make sure the board knows what your opinions are.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Okay? So you said Columns 7 through 8. Yes?
- 3 Columns 11 through 12, and Column 10. That's it.
- ⁴ Right? Those are the portions of the specification
- 5 that support your electrically isolated opinion. Yes
- 6 or no?
- A. Sir, you don't have to scream.
- Q. I'm not screaming.
- 9 MR. CHIU: Yeah, counsel, I'd
- appreciate it if you'd lower your voice. You're
- harassing the witness.
- MR. MODI: I disagree.
- Q. (BY MR. MODI) Would you answer my
- 14 question?
- THE WITNESS: May I take a break?
- 16 I cannot take this.
- MR. CHIU: Agreed? Take a break?
- MR. MODI: Well, a question is
- 19 pending. So he needs to answer my question
- before he takes a break.
- MR. CHIU: Why don't you just
- 22 answer the question?
- THE WITNESS: Okay.
- A. Yes, those are the places in the
- 25 specification that I refer to that support my

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- opinion, together with the figures.
- Q. (BY MR. MODI) Is there anything else in
- 4 the specification that supports your electrically
- isolated opinion other than Column 7 to 8, Column 10,
- 6 and 11 to 12?
- A. Like I said, in fact, all the
- 8 specification describe the process, and nowhere in
- ⁹ the description describe that the patterned
- conductive layer on the third gate is electrically
- 11 connected to the substrate and the circuit. Unless
- you can show me any place contrary to that, all the
- supporting data and the figures support the fact that
- the pattern is a dummy pattern electrically isolated
- from the substrate and the circuits.
- Q. Dr. Lee, this will go much more quickly if
- you answer -- if you focus on my question and answer
- the question, please. I have been asking you for the
- last 15, 20 minutes to point me to the specific
- passages in the specification that support your
- electrically isolated opinion. Would you list them
- 22 for me?
- MR. CHIU: Objection; asked and
- 24 answered.
- A. If you look at Column 12, for example --

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. (BY MR. MODI) Dr. Lee, please, if you
- 3 would listen to my question. I asked you to list. I
- ⁴ just want a list, and then we will discuss them.
- 5 MR. CHIU: He's about to give you
- a specific passage. I don't understand what the
- issue is, counsel.
- O. (BY MR. MODI) I want you to list all the
- 9 different passages in the specification. Just a
- 10 list. I want it by column and line number. That is
- all I want right now.
- MR. CHIU: He started giving you a
- column, "if you look at Column 12, for example,"
- and then you just cut him off.
- MR. MODI: Are you going to stop
- this or no?
- MR. CHIU: I'm just telling you,
- 18 you got to let him answer the question. He was
- answering the question.
- MR. MODI: I have been very
- 21 patient with you over the last two days. I will
- ask you to please stop your coaching objections.
- Okay?
- MR. CHIU: Okay. If you want go
- to the PTAB with this, "if you look at Column 12,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- for example," and then you cut him off, and now
- you're saying, "I want a list of all the specific
- ⁴ passages." Okay. Well...
- ⁵ MR. MODI: Are you done?
- MR. CHIU: I'm done. I ask you to
- 7 just let him answer the question.
- MR. MODI: Okay.
- 9 Q. (BY MR. MODI) Dr. Lee, if you would, let
- me withdraw my last question. If you would please
- 11 focus on my question, I promise you this will go much
- more quickly.
- All I want you to do is give me, by column
- and line number, that's all I want, is a list that
- supports your electrically isolated opinion.
- MR. CHIU: Objection to form.
- 17 A. Column 12, Line 3 to Column 14, Line 26,
- which describe the process.
- Q. (BY MR. MODI) Anything else?
- A. That's it.
- Q. So sitting here today, it's your testimony
- that Column 12 through 14 is what supports your
- electrically isolated opinion?
- 24 A. In addition to all the other ones that I
- told you.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. Let's go through them again. I want to
- make sure. Because every time I ask you a question,
- 4 you add one. So let's make sure I have all of them.
- ⁵ A. Okay. Column --
- 6 MR. CHIU: Objection; asked and
- ⁷ answered.
- A. -- Column 7.
- O. (BY MR. MODI) What line?
- A. Line 8, to Column 8, Line 40. Column 10.
- Well, Column 9, Lines 62, to Column 10, Line 40. In
- particular, Column 10, Line 1 to 3. Column 11,
- 13 Line 34, to Column 14, Line 26.
- Q. Are you done? Is that your list?
- ¹⁵ A. Yes.
- Q. And you agree that in that list that
- you've given me, nowhere does it refer to the third
- gate structure explicitly. Right?
- MR. CHIU: Objection to form.
- A. That is correct.
- Q. (BY MR. MODI) And nowhere in these
- passages does it use the words "electrically
- isolated." Correct?
- MR. CHIU: Objection; form.
- A. That is -- that is correct. However, like

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- I said, in -- for example, in Column 10, it says that
- the -- many identical cells, and furthermore, nowhere
- in these passages discloses that the patterned
- 5 conductive layer is connected to the substrate or the
- 6 circuits.
- 7 Q. (BY MR. MODI) And nowhere in these
- passages does it use the words "dummy."
- A. No. Nowhere -- that is correct. However,
- that doesn't mean that they're not dummy gate.
- 11 Q. Is every electrical -- electrically
- isolated gate stack a dummy pattern?
- MR. CHIU: Objection; form, lacks
- 14 foundation.
- A. Well, I can tell you that the purple gate
- that we're referring to, that is electrically
- isolated, and that one knows that when the gate
- are -- the patterned conductive layer are
- electrically isolated and, therefore, will play no
- electrical function in the operations of the
- circuits. In this case, the memory cell.
- Q. (BY MR. MODI) Where are you reading from,
- ²³ Dr. Lee?
- A. No, I'm just telling you.
- Q. I thought you were looking at your

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- declaration.
- A. No. No. I was looking down.
- Q. So when you have many identical cells, is
- 5 it your opinion that it must be electrically
- 6 isolated?
- 7 MR. CHIU: Objection; form.
- A. Well, if one cell shows that the
- 9 conductive layer is electrically isolated, and that
- all the cells are identical, and that cell is shown,
- then obviously that patterned conductive layer is
- electrically isolated.
- Q. (BY MR. MODI) So can you go to Column 10,
- Lines 1 through 3, and show me where it says that one
- cell is electrically isolated?
- A. No. It says that --
- MR. CHIU: Objection;
- ¹⁸ argumentative.
- 19 A. -- Wafer 10 includes an array region,
- includes many identical cell, one cell shown. It
- does not say that it is electrically isolated. But
- the figure does.
- Q. (BY MR. MODI) And what does one cell
- 24 have?
- A. Well, the one cell has a purple gate, as

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 shown in Figure 1, which is surrounded by insulator
- 3 on all sides.
- Q. Anything else?
- A. Anything else for what?
- \circ 0. The cell. What else does a cell have?
- A. Well, it has 20B, 20C. It has the
- 8 substrate, it has the capacitors, it has a bit line
- 9 contract, it has a word line contact, so on and so
- ¹⁰ forth.
- 11 Q. Let me ask you, if a cross-section shows a
- conductive layer as being surrounded by insulative
- layers, can the conducting layer have an electrical
- 14 function?
- MR. CHIU: Objection; lacks
- 16 foundation.
- A. Wait. Let me understand your question.
- 18 You're saying that a conductive layer is being
- surrounded by insulator in all sides?
- Q. (BY MR. MODI) Yes.
- A. Completely surrounded by insulator?
- Q. It's surrounded as, let's say, it's shown
- in Figure 1.
- A. And also supported by the spec?
- Q. No. All I'm saying is all -- if all you

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- had is a cross-section that shows a conductive layer
- being surrounded by insulative layers, as in
- ⁴ Figure 1, can the conductive layer have an electrical
- 5 function?
- A. Well, Figure 1 of Dennison says more
- ⁷ information than just showing in the Figure 1.
- ⁸ Right? It also described in the specification, which
- 9 clearly shows that it's completely surrounded by an
- insulator, so there is no electrical function.
- Q. When you say it's "completely surrounded
- by insulator," what do you mean by that?
- A. It's a three-dimensional device. Right?
- 14 It says that all the cell looks identical and it is
- all -- in other words, that the purple gate is always
- surrounded by insulator.
- Q. How do you get to that completely
- surrounded in Dennison? Does Figure 1 show that?
- A. Figure 1 shows that it is not connected to
- the substrate or the circuits. The purple gate is
- not connected to the substrate or the circuits.
- Q. Does Figure 1 show that it is completely
- surrounded by an insulator?
- MR. CHIU: Objection; form.
- A. Well, Figure 1 shows that -- and the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- specification shows that 20B and 20C are specifically
- 3 called out by Dennison that those are the word lines,
- 4 and the cells repeated, and they are identical.
- In other words, that the purple gate are
- ⁶ surrounded by an insulator and is isolated from the
- ⁷ substrate and the circuit.
- In other words, that this cross-section is
- 9 representative of all cross-sections. So, therefore,
- that it is always isolated, electrically isolated.
- Q. (BY MR. MODI) So, Dr. Lee, does Dennison
- show a plan view of Figure 1?
- A. No, it does not.
- Q. Do you need a plan view?
- MR. CHIU: Objection; form.
- A. To do what?
- O. (BY MR. MODI) To determine whether it's
- completely surrounded by an insulator.
- MR. CHIU: Objection to form.
- A. What is "it"?
- Q. (BY MR. MODI) The purple layer.
- MR. CHIU: Objection to form.
- A. You don't need a plan view because the
- specifications, together with the figure, clearly
- discloses that the purple gate is a dummy layer or

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- dummy pattern electrically isolated from the
- 3 substrate and circuit.
- Q. (BY MR. MODI) Okay. And just so that I
- 5 have your testimony -- so I understand it, when
- you're referring to the electrically isolated, you're
- ⁷ referring to the passages of the specification that
- you identified earlier. Is that right?
- 9 A. Yes. All the specification I talk about.
- Q. Okay. Let me --
- 11 A. The plan view -- in this case the
- specification, together with the figures alone,
- already discloses that the purple gate is a dummy
- layer electrically isolated from the substrate and
- 15 circuit.
- Now, if there is a plan view, which
- shows -- well, let me stop there.
- Q. When we talk about -- I think in your
- declaration you refer to electrical function and
- ²⁰ electrical isolation?
- 21 A. Yes.
- Q. Are you ascribing any differences between
- them?
- A. Well, if a patterned conductive layer is
- electrically isolated from the circuit and the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- substrate, then one can conclude that that does
- not -- that conductive layer does not perform any
- 4 electrical function. Okay?
- Now, some pattern may be formed on the
- substrate, so it's not electrically isolated from the
- 7 substrate, but if the circuit is designed in such a
- way that that does not perform any function, it can
- 9 still -- a layer that is not perform any electrical
- 10 function. So that's the distinction.
- Q. So just so I understand, so not having an
- electrical function is the same as electrically
- 13 isolated?
- MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- A. No. I'm saying that all pattern that are
- electrically isolated are electrically isolated and
- perform no electrical function. But not all pattern
- that perform no electrical function are electrically
- isolated.
- MR. CHIU: Good time to take a
- break at any time?
- THE WITNESS: Yes, please.
- MR. MODI: Let me just finish with
- this line of questioning.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. (BY MR. MODI) Dr. Lee, just -- I'm not
- 3 sure we -- can you say that one more time just to
- 4 make sure I understand it.
- ⁵ A. All patterns that are electrically
- isolated would perform no electrical function. But
- patterns that are not electrically isolated can still
- 8 perform no electrical function. In other words, you
- 9 could design a circuit and put a structure on the
- substrate in such a way that it doesn't perform any
- 11 electrical function.
- Q. And you would say in that sense, in that
- case, the circuit is not electrically isolated?
- A. That layer is not electrically isolated.
- MR. MODI: Why don't we take a
- 16 break now.
- THE WITNESS: Okay.
- ¹⁸ (Break.)
- Q. (BY MR. MODI) Dr. Lee, did you talk with
- your attorney about the substance of your testimony
- during the break?
- ²² A. No.
- O. Do you have Dennison in front of you?
- ²⁴ A. Yes.
- Q. Can you look at Figure 1 for me.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 A. Yes. I'm here.
- O. Would you agree that for the structure of
- Figure 1 to be operational, gate 20B must receive an
- input signal to turn the gate on or off?
- A. Yes.
- Q. Would that input signal come from a gate
- 8 contact to the conductive layer 22?
- A. Well, there are multiple contacts. Right?
- There's a contact to the gate and a contact to the
- 11 source and drain.
- Q. Are you finished, Dr. Lee?
- A. Yes.
- Q. So you said there are multiple contacts?
- A. Right. You're saying that in order to
- receive any signal, you only contact to the gate.
- 17 I'm saying that, well, the transistor three terminals
- device, that all three terminals are connected to the
- 19 rest of the circuit.
- Q. So let's -- just for purposes of my
- questioning, let's focus on the gate contact.
- 22 A. Okay.
- Q. Does Dennison disclose a gate contact for
- conductive layer 22?
- MR. CHIU: Objection; form.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² A. Not explicitly.
- Q. (BY MR. MODI) Are you finished?
- ⁴ A. Yeah.
- Q. So when you say "not explicitly," what
- 6 about implicitly?
- 7 MR. CHIU: Objection to form.
- ⁸ A. I think implicitly a person of ordinary
- 9 skill in the art would know that the contact to the
- gate is a contact to the gate from the metal word
- line directly to the gate member, 20B, in the active
- 12 region.
- Q. (BY MR. MODI) So such a gate contact for
- 14 20B would be from the metal layer -- or from a metal
- layer to conductive layer 22?
- A. Yes, at the gate contact from the metal
- layer to the layer 26, which is a silicide, and 24,
- 18 poly gate. So basically to 22 in the active region.
- Q. Is it your testimony that Dennison does
- not explicitly disclose a gate contact for conductive
- ²¹ layer 22?
- MR. CHIU: Objection; form.
- A. For the transistor 20B? Is that what
- you're saying?
- Q. (BY MR. MODI) Yes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. Yes, not explicitly, but implicitly
- that -- from the specifications and the knowledge of
- the person of ordinary skill in the art at the time
- of the filing date of Dennison '677 would understand
- that the gate contact to the conductive layer 22 in
- ⁷ transistor gate 20B is from the metal gate directly
- 8 to 22 in the active region.
- O. So where will the contact be?
- A. The contact will be from the metal line,
- the word line, to the gate member 20B.
- Q. And would it be in the active region or
- outside the active region?
- A. No. I said in the active region.
- Q. And what's the basis for that testimony?
- A. Well, if you look at Column 7, starting
- from Line 8, through Column 8, Line 31, okay, it
- describe the methods of fabricating contacts and the
- 19 process of fabricating the device, and in Line 12 it
- says "a plurality of transistor gate member, one on
- either side of the active region" -- "active area, a
- transistor insulating spacer member between
- transistor gate members and the active area." Okay?
- And it also further describe, using the
- same language, down in -- on Line 64, "the plurality"

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- of transistor gate member, one on either side of the
- active area, a transistor insulating spacer member
- between each of the transistor gate member and the
- 5 active area." Okay? In other words, that the spacer
- is formed between each of the gate members and the
- 7 active area.
- 8 So, in other words, that in order for that
- ⁹ to happen, that the gate does not crosses over and --
- does not touch and crosses over to the field region.
- 11 So, therefore, the only conclusion that one can make
- is that the contact to the gate members 22 has to be
- from the gate contact from the metal, metal 1, to the
- gate conductive layer 26 in the active region.
- Q. So is it your testimony sitting here today
- that Dennison does not disclose a gate contact for
- conductive layer 22 outside the active region?
- 18 A. Yes.
- Q. So based on your review of Dennison,
- Dr. Lee -- I just want to make sure that -- you
- reviewed the entirety of Dennison. Right? And it's
- your opinion that Dennison does not disclose a gate
- contact for conductive layer 22 outside the active
- ²⁴ region?
- A. Conductive layer of 20B, yes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 Q. So you mentioned you limited your answer
- to conductive layer 20B. Are there any other
- 4 transistors that have conductive layer 22?
- ⁵ A. What I'm saying is that this is refer --
- 6 my answer is referring to the memory core. Okay?
- 7 Memory portion of the DRAM chip. There is also a
- 9 peripheral portion, and what's happening there is how
- ⁹ the contacts are formed to the gate could be a
- different story. Okay?
- But the contact to the gate members within
- the memory core, memory portion, basically is a
- contact to the -- from the metal one to the gate
- member in the active region.
- Q. What about the memory -- the peripheral
- portion?
- A. The peripheral portion is a logic circuit,
- 18 and that could -- that could have different design.
- 19 But in this case, it's talk about the DRAM cell, how
- the DRAM cells are formed, and the figure shows that
- the gate member, the first patterned layer in the
- active region, does not crosses over the field
- region, and the specification also support that. And
- so, therefore, the contact to the gate has to be in
- 25 the active region.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. So you said that the figure shows that the
- gate member -- what gate are you referring to in your
- 4 last answer?
- A. All the figures in the Dennison patent
- for related to the memory portion. So Figure 1, for
- 7 example, Figure 2, Figure 3, Figure 4, Figure 5,
- Figure 6(a), Figure 6(b), and so on and so forth.
- 9 Q. And you say here the first pattern in the
- activation does not cross over the field region?
- What's your basis for saying that?
- 12 A. Well, the figure shows that the first
- patterned layer on the active region does not cross
- over the field region. In other words, it's spaced
- apart from the field region.
- 0. Where does it show that?
- A. The figures.
- 0. Which figure?
- A. Figure 1, for example, and all the other
- figures in -- for the memory portion.
- Q. So just from looking at Figure 1, you can
- tell us that it's spaced apart?
- MR. CHIU: Objection; form.
- A. Well, from the -- all the evidence and all
- the figures in Dennison's discloses that the first

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- patterned layer in the active region is spaced apart
- from the field region and that Dennison does not
- ⁴ disclose any evidence contrary to that. Furthermore,
- the specification that I quoted just now further
- support that the first patterned layer on the active
- ⁷ region is spaced apart from the field region.
- 0. (BY MR. MODI) So, Dr. Lee, I want to
- break that down to make sure I understand it. Okay?
- And I want you to just give me a list again so we
- don't go back and forth like we have in the morning
- to try to speed this up.
- So if you can just give me a list -- let's
- start with the figures. If you can give me a list of
- the figures that support your opinion that Dennison
- discloses that the first patterned layer is spaced
- apart from the field region.
- MR. CHIU: Objection; form.
- A. All right. Figure 1, Figure 2, Figure 3,
- Figure 4, Figure 5, Figure 6(a), Figure 6(b),
- Figure 9, Figure 11, Figure 12, Figure 13, Figure 14.
- So those are the figures.
- O. (BY MR. MODI) Do any of these figures
- show your plan view?
- ²⁵ A. No.

```
JACK CHUNG-YEUNG LEE, Ph.D. - 2/26/16
```

- Q. Now, can you go to the specification and
- point me to where in the specification -- again, I'm
- ⁴ just looking for a list -- that supports your opinion
- 5 that Dennison discloses that the first patterned
- layer is spaced apart from the field region?
- A. Okay. Specifically in Column 7, Line 8,
- 8 to Column 8, Line 40, it describes the method of
- ⁹ fabricating the DRAM memory cell. And nowhere there
- discloses that the first patterned layer crosses over
- to the field region. Furthermore, on Line 14 to 15
- and on Line 66 to 68 states that "a transistor
- insulating spacer member between the transistor gate
- members and the active area."
- Q. Dr. Lee, I asked you for a list.
- A. Yes, that's it.
- Q. Okay. Does gate 20B have conductive layer
- ¹⁸ 22?
- 19 A. Yes. 22 comprises 24 and 26.
- Q. And conductive layer 22 has a polysilicon
- layer?
- A. Yes. 24 is a polysilicon layer.
- Q. So if we're talking about the gate contact
- to 22 -- let me withdraw that.
- So if we're talking about the gate

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- contact to 22, you will make the contact from
- metal to polysilicon layer 22. Right?
- 4 Let me withdraw that and --
- ⁵ (Discussion off the written
- ⁶ record.)
- Q. (BY MR. MODI) So if you have to make a
- gate contact to 22, you will make a contact from
- 9 metal to polysilicon layer of 22. Correct?
- 10 A. No.
- Q. Why not?
- A. Because on top of the polysilicon layer,
- which is 24, there is a tungsten silicide layer,
- which is 26. So you actually make a contact to 26.
- ¹⁵ Q. Is that always the case?
- A. We're talking about the memory core
- portion. Right?
- 0. (Nods.)
- A. Yes. That is, if you contact metal 1
- to -- it's tungsten silicide, which is part of the
- gate member, the first patterned layer on the active
- region.
- Q. Will the gate contact be a metal-to-poly
- 24 contact?
- ²⁵ A. No.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. Why not?
- A. Again, on top of the poly, there's a
- 4 tungsten silicide. So it's actually contact to the
- 5 silicide, metal-to-silicide contact.
- 6 O. And that's Item 26?
- A. Yes.
- 0. Is silicide a metal?
- 9 MR. CHIU: Objection to form,
- beyond the scope of Dr. Lee's declaration.
- 11 A. Silicide -- tungsten silicide comprises a
- metal, tungsten.
- Q. (BY MR. MODI) So earlier you said -- you
- gave me a number of figures that you said support
- your opinion that the first patterned conductive
- layer is spaced apart from the field region. Do you
- 17 remember that?
- A. Yeah. Those figures -- the list of
- 19 figures discloses that the first patterned layer on
- the active region of the substrate spaced apart from
- the field region.
- Q. So would you agree that those figures by
- themselves disclose that?
- A. All the figures discloses that -- all the
- figures disclose that the -- let me start over.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- All the figures that I pointed out earlier
- disclose that the first patterned layer on the active
- 4 region of the substrate is spaced apart from the
- field region, and that Column 7, Line 8, to Column 8,
- 6 Line 40, disclose the methods of fabrications, and
- nowhere there or any other place in the
- 8 specifications disclose anything contrary to that.
- 9 Q. Dr. Lee, my question is simple. If you
- were to just look at the figures, do they support
- your opinion that the first patterned layer is spaced
- apart from the field region?
- MR. CHIU: Objection to form.
- A. Yes. The figures support my opinion --
- Q. (BY MR. MODI) Without more?
- A. -- that the first patterned layer is
- spaced apart from the field region.
- Q. So the figures by themselves support your
- opinion?
- MR. CHIU: Objection; form.
- A. Yeah, the figures themselves support my
- opinion.
- MR. MODI: Okay. Why don't we
- ²⁴ take --
- A. But there are other supports.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- MR. MODI: Why don't we take a
- 3 break?
- 4 THE WITNESS: Okay.
- 5 (Break.)
- Q. (BY MR. MODI) Dr. Lee, earlier we talked
- ⁷ about Column 7.
- A. Yes.
- Q. Do you remember that?
- 10 A. Yes.
- Q. Can you show me in any of the figures
- where the transistor insulating spacer member between
- the transistor gate members and the active area is
- 14 located?
- MR. CHIU: Objection to form.
- A. Well, for example, in Figure 1.
- Q. Can you explain that to us, please?
- A. Transistor gate member -- transistor
- insulating -- let me start over.
- A transistor insulating spacer member,
- it's No. 19 in Figure 1, between transistor gate
- members, which is 26 and 24, and the active area,
- which is 12, and is highlighted in yellow on Page 44
- of my declaration.
- Q. Can I have you go to Column 11 for me?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 A. Yes.
- Q. And can you look at starting around
- 4 Line 64 to 66?
- A. 64?
- Q. To about 66. And you can read if you need
- more context around that.
- A. This is related to Figure 7. Is that what
- ⁹ you mean?
- Q. Yes. Why don't you just read it, look at
- that portion, and let me know when you're done.
- A. (Reviewing document.)
- Okay.
- Q. Do you agree that based on what you read
- in Column 11, Dennison discloses that a gate contact
- to the conducting layer 22 will be formed in
- ¹⁷ region 38?
- 18 A. Region 38.
- The lines that you quoted is talking about
- Figure 7, which is contact to the cell poly. Is that
- what you're talking about?
- Q. Dr. Lee, if you could just answer my
- question, I would appreciate it.
- Based on the disclosure in Column 11, does
- Dennison disclose that a gate contact to the

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 conducting layer 22 will be formed in region 38?
- A. Yeah, but region 38 are referring to the
- ⁴ peripheral circuits.
- Q. So can you answer my question?
- A. Are you saying contact to layer 22 of the
- ⁷ transistor member 20B?
- $0. ext{Yes}.$
- A. No, I don't think so.
- 0. So then what does this disclosure teach
- ¹¹ you?
- 12 A. I believe this is talking about the
- peripheral circuit. 38 is about the peripheral
- portions of the DRAM chip, not the memory portion of
- the DRAM chip.
- Q. So would you agree that the peripheral
- circuits you're talking about include conductive
- ¹⁸ layer 22?
- A. Yeah, because all the gates are fabricated
- 20 at the same time. Yeah. The -- 22 -- the gate 22
- not only in the memory portion, but also in the
- peripheral portion for performing logic circuits in
- the peripheral circuit.
- Q. What does a peripheral circuit do in
- Dennison?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. Well, peripheral circuits control the flow
- of information in and out of the memory -- of the
- DRAM memory portion. And it could also perform some
- 5 other function, but mainly it's controlling the flow
- of information, putting in the DRAM memory portion
- and taking out the memory portion information or
- 8 controlling the refresh cycles.
- O. Where is that disclosed in Dennison?
- A. It's common knowledge.
- 11 Q. Is there explicit disclosure of that in
- 12 Dennison?
- A. (Reviewing document.)
- Right. You know how a DRAM work. Right?
- DRAM chips have a memory portion and a peripheral
- portion. A person of ordinary skill in the art would
- know that the memory portion contains the memory, but
- the peripheral portion, one of the functions is to
- communicate the stored memory data to the external
- world. And that's what the memory peripheral portion
- is function -- functioning for.
- And let me see. I mean, this is so basic,
- I'm not sure if they even talk about this in the --
- in the patent itself.
- Q. So, Dr. Lee, let me ask you this. Does

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- the disclosure in Column 11 discuss a gate contact
- for conductive layer 22?
- 4 A. Yes, but it is in the peripheral portion.
- 5 Q. Does -- and where is that shown in any of
- the figures, conductive layer 22 for the peripheral
- ⁷ portion?
- A. Well, if you look at Figure 2, for
- example, the region 38 is only in the peripheral
- portion.
- 11 Q. And conductive layer 22 is shown in the
- memory core portion. Right?
- A. Right. But the gates, right, as we
- mentioned for Claim 4, all the gates are formed
- simultaneously, including those in the memory
- portion, as well as in peripheral portion.
- Q. So are you saying that the conductive
- layer, which is contacted in 38, is not present in
- ¹⁹ gate 20B?
- MR. CHIU: Objection to form,
- mischaracterizes the witness's testimony.
- A. I'm not saying that. I'm saying that 22,
- not only are the gate materials, which is poly and
- tungsten silicide, not only are used in the memory
- portion, but also are used in the peripheral portion,

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- which you call that 22, is a combination of 24 and
- ³ 26.
- Q. (BY MR. MODI) So do you disagree with my
- ⁵ question?
- MR. CHIU: Objection to form.
- A. You say -- let me read your question. So
- you are saying that the conductive layer, which is
- ⁹ contacted in 28.
- 0. (BY MR. MODI) In 38.
- A. I'm sorry.
- Q. Actually, why don't I re-ask my question?
- A. Yes, please.
- Q. If you can give me a yes or no. Do you
- agree that conductive layer 22, which is contacted in
- 38, is not present in gate 20B?
- MR. CHIU: Objection to form.
- O. (BY MR. MODI) Yes or no?
- A. No, I disagree. 22 -- the conductive
- layer 22 is in both the memory core area and the
- 21 peripheral area. So I disagree.
- 0. Where does Dennison teach that it has
- conductive layer 22 in the periphery region?
- A. Well, I have to take some time to look for
- it. But as I mentioned, related to Claim 4. Okay.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Let me show you. That in Column 3, Line 13 to 18 it
- 3 says, "It is well-known in the art that reducing the
- 4 number of mask steps in the integration" --
- ⁵ "integrated circuits manufacturing process not only
- for reduces manufacturing costs and time but also
- ⁷ generally increases the quality and reliability of
- 8 the end product..."
- So, therefore, it is well-known, and the
- only design choice that would be practical, from a
- manufacturing standpoint, to form all the gates
- simultaneously, instead of forming gates in different
- process with different masks.
- So the gates that are formed in the
- periphery would be the -- at the same time with the
- gates that are formed in the memory core. So,
- therefore, the 22 -- gate conductive layer 22 would
- also be in the peripheral circuit.
- Now, it might have described somewhere
- specifically in the -- in the specification.
- But if you want me to spend some time and
- look for it, I could, but I don't -- you know, it's
- very clear to a person of ordinary skill in the art
- that all the gates are formed simultaneously.
- MR. MODI: Let's take a break.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 (Break.)
- Q. (BY MR. MODI) So, Dr. Lee, you were
- 4 saying that separate gates 20B exist in the memory
- 5 area and the peripheral area. Right?
- 6 A. No. 22. I'm saying gate 22. 20B has a
- ⁷ special meaning. Okay? I'm saying that the
- 8 similar -- a same set of steps are used to form
- 9 identical structure in the periphery as in the memory
- portion of the chip.
- Q. So you're saying that gate 22 is formed in
- the memory area and the peripheral area?
- A. Well, I'm saying that each gate member on
- the chip, including the memory portion and the
- peripheral portion, the gate in the active area of
- the memory portion, and the dummy gate on the field
- region are formed using the same set of steps; that
- each gate member is formed of polysilicon layer 24,
- tungsten silicide layer 26, and the insulating
- protective layer 28 and insulating spacer member 19.
- Q. So let me ask you this. So would you
- agree that separate gates exist in the memory area
- and the peripheral area?
- MR. CHIU: Objection; form.
- A. What do you mean by "separate gates"?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- Q. (BY MR. MODI) Do gates exist in the
- 3 memory area?
- A. Yes.
- Q. Do gates exist in the peripheral area?
- ⁶ A. Yes.
- ⁷ Q. For the gate in the memory area, which is
- 8 20B -- okay? Do you agree?
- 9 So let me ask you this. Is gate 20B in
- the memory area?
- 11 A. It's in the active region of the memory
- ¹² area, yes.
- Q. And that's shown in Figure 1?
- 14 A. Yes.
- Q. For that particular gate 20B, the gate
- 16 contact is not shown?
- A. Not in the figures.
- Q. But for the gate in the peripheral area,
- the gate contact is shown?
- ²⁰ A. Yes.
- Q. And you would agree that there are
- different transistors in the peripheral area and
- memory area?
- A. What do you mean by "different"?
- Q. Are the transistors the same?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. They're made and formed using the same set
- 3 of steps and consist of same set of layers.
- I don't know what you mean by "different."
- I mean, obviously they're not one transistor.
- ⁶ Q. So let me ask you this way. Do you
- ⁷ consider 20B and 20C to be different transistors?
- A. Can you define "different"? It's two
- ⁹ separate transistor.
- 0. Okay. That's fine. Let's go with
- separate.
- A. Yeah, it's two separate transistor.
- Q. Okay. So are there separate transistors
- in the peripheral area and memory area?
- A. There are thousands of transistors.
- Billions of transistors. Is that what you mean?
- Yeah, of course they're separate.
- Q. And there's some for the memory area and
- some for the peripheral area?
- A. Not just some. Many. Billions. On the
- memory area and one -- and many in the peripheral
- ²² area.
- Q. Does a gate 20B from memory area extend to
- the peripheral area?
- MR. CHIU: Objection; form.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- A. As I described earlier, the first gate --
- let me see -- show you the -- the first patterned
- layer is spaced apart from the field region, so it
- does not extend or touch or crosses over to the field
- for region, and therefore it does not extend to the
- ⁷ peripheral region.
- Q. (BY MR. MODI) So the answer is no to my
- ⁹ question, Dr. Lee?
- MR. CHIU: Objection to form.
- 11 A. The gate member does not extend to the
- peripheral area, no. The gate member itself doesn't
- extend to the peripheral circuit.
- Q. (BY MR. MODI) What about the conductive
- layer 22 of the gate member?
- MR. CHIU: Objection to form.
- A. No, it does not. Again, I show you that
- the gate member, the first patterned layer on the
- active region of the substrate, is spaced apart from
- the field region as shown in the figures and
- illustrated in the specifications and supported by
- the specification.
- Q. (BY MR. MODI) Is 38 in the peripheral
- ²⁴ area?
- ²⁵ A. Yes.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- MR. MODI: Let's take a two-minute
- 3 break.
- 4 (Break.)
- MR. MODI: Dr. Lee, thank you for
- ⁶ your time. We have no further questions.
- MR. CHIU: Take a break.
- 8 (Break.)
- 9 EXAMINATION
- 10 BY MR. CHIU:
- 11 Q. Dr. Lee, do you recall testifying
- 12 yesterday about draft petitions?
- A. Yes.
- Q. Did you want to clarify your testimony on
- the draft petition?
- MR. MODI: Objection; leading.
- A. Yes. During the course of preparing the
- declaration, I did not and had not seen a draft of
- 19 petition.
- Q. (BY MR. CHIU) And when is the first time
- that you saw any copy of the petition with a draft or
- ²² a final copy?
- MR. MODI: Objection; form.
- A. Early this week. On Tuesday.
- Q. (BY MR. CHIU) And do you recall

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- testifying earlier about the Lee reference with
- 3 respect to the gate cap and the cap oxide?
- A. Yes.
- ⁵ Q. And did you have a clarification you
- wanted to make about the gate cap and the cap oxide?
- MR. MODI: Objection; leading.
- A. Yes. Figure 5 of the Lee reference
- 9 indicating that there's a layer of cap oxide layer,
- and it's used as a mask during the etching of the
- 11 semiconductor substrate. And that the Figure 3 and 4
- all says that the layer contain the gate oxide, poly
- and gate cap, and all the figures are drawn the same
- in terms of the gate stack, and the way that Lee sets
- up discloses that the gate of the same formation.
- So, therefore, it is my opinion that each gate
- actually consists of the gate oxide layer, the poly
- layer, the gate cap, and the cap oxide layer.
- And the reason why Figure 5 specifically
- talk about cap oxide layer is that it needs to use
- that to do the etching of the oxide.
- So, therefore, actually either that the
- 23 cap oxide --
- MR. MODI: Hold on one second,
- Dr. Lee.

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- THE WITNESS: Yeah.
- MR. MODI: You are modifying an
- ⁴ exhibit. Please identify for the record what
- ⁵ you're doing.
- 6 THE WITNESS: Oh, I want to
- 7 clarify my point on the exhibit of 2004 that the
- 8 Figure 4 and Figure 3 in that figure would have a
- ⁹ additional layer or that the layer -- the upper
- layer actually consists of both a cap layer --
- cap oxide layer and the gate cap.
- MR. CHIU: No further questions.
- 13 (Break.)
- 14 EXAMINATION
- 15 BY MR. MODI:
- Q. Dr. Lee, after I finished my examination,
- did you talk to your attorney about your testimony?
- 18 A. He told -- he asked me what I want to
- 19 clarify, and I told him that I want to clarify these
- two things: the petitions and this Figure 5 of Lee
- and Figure 4 of Lee.
- Q. Okay. And did you discuss anything else?
- ²³ A. No.
- Q. And did you discuss what exactly you were
- ²⁵ going to clarify?

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 A. Well, I told him that I need to clarify
- what -- the petition, and -- and that's it. And
- 4 that --
- 5 Q. And you were in the room with your
- 6 attorney for about nine minutes. Is that right?
- A. I don't know. I didn't -- I didn't count.
- 8 O. So it took you nine minutes to discuss
- ⁹ that with your attorney, sir?
- MR. CHIU: Objection;
- argumentative, harassing the witness.
- A. Well, we kept asking each other, "Anything
- else?" And we keep thinking and want to make sure
- that we have -- did not leave anything out, and so we
- just keep thinking and looking at -- thinking of what
- 16 I have said the last two days and see if there's
- anything else. So we want to be thorough, so we sit
- there and keep thinking about it.
- Q. (BY MR. MODI) So you had a discussion in
- terms of what to clarify. Is that fair?
- MR. CHIU: Objection;
- mischaracterizes the witness's testimony.
- A. No. I said that we -- I'd like to clarify
- two things, the petition and the gate cap and cap
- oxide layer in Lee. And he said "anything else?"

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- 2 And so we sit there, think, and it doesn't look like
- 3 there is anything else.
- Q. (BY MR. MODI) What else did your attorney
- 5 tell you?
- A. No. He asked me what -- what about spaced
- apart? I said, "No, I don't think that we need to
- 8 talk about that anymore." And "What about electro --
- 9 electrically isolated?" I said, "No, we don't -- I
- think it's okay." So we basically brainstormed, and
- 11 nothing particular.
- 12 Q. And when did you realize you needed to
- 13 clarify your testimony?
- A. Which one?
- Q. What you clarified during your redirect.
- MR. CHIU: Objection; form.
- A. Well, there is two of them.
- O. (BY MR. MODI) Both of them.
- A. Well, the petition, I thought about it
- last night, and -- and so during the break I told him
- that, yeah, we need to -- I need to -- I'd like to
- 22 clarify that part of testimony.
- O. What about the other one?
- A. The other one is during the break when he
- said, "Anything else?" And I said, "Yeah, maybe that

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² part."
- Q. The petition, the clarification you made,
- why didn't you clarify that this morning with me?
- 5 A. That was my --
- MR. CHIU: Objection;
- 7 argumentative.
- A. You didn't have any -- you didn't ask me.
- 9 Q. (BY MR. MODI) But you haven't answered
- questions otherwise? You haven't added to your
- testimony in the last two days when I haven't asked
- 12 you a question?
- MR. CHIU: Objection;
- ¹⁴ argumentative.
- You're harassing the witness,
- 16 counsel.
- A. No, you didn't ask me a question related
- to the petition today, did you, this morning?
- Q. (BY MR. MODI) But you didn't think that
- you could -- you could have clarified before I said I
- had no questions?
- MR. CHIU: Objection;
- ²³ argumentative. Still harassing the witness.
- A. So let me ask you. What -- was there
- opportunity for me to say "Hey, I need to clarify

- JACK CHUNG-YEUNG LEE, Ph.D. 2/26/16
- ² something?"
- Q. (BY MR. MODI) Dr. Lee, how many
- depositions have you done, sir?
- 5 A. I don't remember.
- Q. That's okay. Let me ask you a different
- ⁷ question.
- 8 So after your counsel was done with his
- ⁹ redirect, we took a break. Right?
- A. Right.
- 11 Q. And you modified Exhibit 2004 during the
- 12 break?
- A. I just added --
- Q. Can you give me a yes or no first?
- A. Yes. I just added a label.
- Q. Okay. For the record, can you tell us how
- you modified Exhibit 2004 during the break?
- A. During the break I added -- indicating
- that the layer of -- underneath the gate cap is poly,
- 20 that underneath the cap oxide layer is gate cap. So
- the substance did not change at all.
- MR. MODI: We have no further
- questions, but we want to note for the record
- that Dr. Lee relied extensively on the LiveNote
- feed during the last two days of his deposition.

```
Page 278
1
           JACK CHUNG-YEUNG LEE, Ph.D. - 2/26/16
2
                   With that, we have nothing
     further.
                    MR. CHIU: I just want to put on
5
    the record that the LiveNote feed oftentimes did
6
    not reflect actual dialogue that was actually
    spoken during the deposition. It was not
    entirely accurate. I think everybody saw that.
     So I have no further comments.
10
                    (THE DEPOSITION CONCLUDED AT 2:36 P.M.)
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
```

	Page 2	79
1	IN THE UNITED STATES PATENT AND TRADEMARK OFFICE	
	BEFORE THE PATENT TRIAL AND APPEAL BOARD	
2		
	NVIDIA CORPORATION, §	
3	§	
	Petitioner, §	
4	§ Case IPR2015-01320	
	VS. § Patent No. 6,287,902	
5	§	
	SAMSUNG ELECTRONICS § Case IPR2015-1327	
6	COMPANY, LTD., § Patent No. 6,287,902	
	§	
7	Patent Owner. §	
8		
9	REPORTER'S CERTIFICATION	
	DEPOSITION OF JACK CHUNG-YEUNG LEE, Ph.D.	
10	TAKEN FEBRUARY 26, 2016	
11	I, Tamara Chapman, Certified Shorthand	
12	Reporter in and for the State of Texas, hereby	
13	certify to the following:	
14	That the witness, JACK CHUNG-YEUNG LEE,	
15	Ph.D., was duly sworn by the officer and that the	
16	transcript of the oral deposition is a true	
17 18	record of the testimony given by the witness;	
19	That the original deposition was delivered	
20	to Mr. Naveen Modi;	
21	That a copy of this certificate was served	
22	on all parties and/or the witness shown herein on	
23	3/2/2016.	
24	I further certify that pursuant to FRCP	
25	No. 30(f)(i) that the signature of the deponent:	
	was requested by the deponent or a	

```
party before the completion of the deposition and
2.
     that the signature is to be returned within 30
    days from date of receipt of the transcript.
    returned, the attached Changes and Signature Page
     contains any changes and the reasons therefor;
           _X___ was not requested by the deponent or
    a party before the completion of the deposition.
      I further certify that I am neither counsel
     for, related to, nor employed by any of the
10
    parties in the action in which this proceeding
11
    was taken, and further that I am not financially
12
     or otherwise interested in the outcome of the
13
     action.
14
     Certified to by me this 2nd day of March, 2016
15
16
17
18
                    Tamara Chapman, CSR, RPR, CCR (LA)
                    CSR NO. 7248; Expiration Date: 12-31-16
19
                    TSG Reporting, Inc.
                    Firm Registration No. 615
20
                    Nationwide - Worldwide
                    Phone: (877) 702-9580
2.1
22
23
24
25
```

		ER	RATA SHEET			Page	201
Case Name:							
		on Date:					
	nent						
			Should Re	ad	Reason		
				_			
				_			
				_			
				_			
				_			
				_			
				_			
				Sig	nature of Depone	nt	
SUBS	CRIB:	ED AND SWORN	BEFORE ME				
THIS	S	_ DAY OF	, 201	6.			
		D 1-1 ' \ 107			IRES:		