


08/809	845	- 0176/000 T
		APPROVED FOR LICENSE
2. Table 1		INITIALS:
.	PATENT APPLICATION	
Date Entered or		Date R∈ceived Or Mailed
Counted	08809845	Mailed
		Control of the contro
	_ 1. Application 8 puls papers,	
	2 785	19 MAY 1997,
	S. Joke Dec	16 June 911)
	4, 903	10 And 97762
0-10-98	5/ JUS: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DOLOTON
	6. CGR 1	3/21/28
7-16-98	7. Justin (Monuments)	7-20-48aR
1-4-99	8. ament Walley for Ento	1221-98
F5 1-11	9. PTOL-37	1.11.99
	Formal Drawings (Shis) set /	1/1/99
H-19-99	11.	3-26-99
5-6-99	12. Change of Address	3-26-94
	13. Yolitur	
1 92 42 H	14,	6/24/991
_649_14714	15. PTOL-27) 16. Red AN C/C	28-200
	17. Appende en Part	7500
	18.	
	19.	
	20.	
	21.	
	22.	
	23.	
	24.	
	25.	
	26.	
	27.	
	28.	
	29.	
and the second s	30.	
	_31	
	32.	The second secon
	(FRONT)	

	SEAR	CHED	
Class	Sub.	Date	Exmr.
257	CEC	7-15-48	ry s
	CR3		
	7:\\ 724:		200 (100 (27) 200 (27) 200 (27) 200 (27)
	705		
short.	Jy. jb	1-7-NN	**
	The second secon	Make a second and	Assessment of the second
		10 m	
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	*		
			1 (1) (1) (2) (2) (2) (3) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4

INTER	FERENC	ESEARC	沂巴
Class	Sub.	Date	Exfor.
ารา	eyo	1-7-99	1
	GYL		
	CLA	TO SECUENCE	*
	649 .		1.1
	700		
	727		
			1.7
		The Court	

	SEAR	RCHIN	lOTE	S	
			Date		xmr.
		e de dive			
					Y
					2,0,1
				1000 (100) (1000 (1000 (1000 (100) (1000 (1000 (100) (1000 (1000 (100) (100) (100) (1000 (100) (100) (100) (100) (100) (100) (100) (100) (100) (100) (100) (
nerica Alle par de la					





US005952714A

United States Patent [19]

Sano et al.

[11] Patent Number:

5,952,714

[45] Date of Patent:

Sep. 14, 1999

[54]	SOLID-STATE IMAGE SENSING APPARATUS
	AND MANUFACTURING METHOD
	THEREOF

[75] Inventors: Yoshikazu Sano, Osaka; Sumio Terakawa, Ibaraki; Eiichi Tsujii, Jouyou; Masaji Asaumi; Yoshikazu

Chatani, both of Kyoto, all of Japan

[73] Assignee: Matsushita Electronics Corporation,

Osaka, Japan

[21] Appl. No.: **08/809,845**

[22] PCT Filed: Jul. 30, 1996

[86] PCT No.: PCT/JP96/02142

§ 371 Date: Jun. 16, 1997 § 102(e) Date: Jun. 16, 1997

[87] PCT Pub. No.: WO97/05660

PCT Pub. Date: Feb. 13, 1997

[30] Foreign Application Priority Data

HOLL 23/34

[56] References Cited

U.S. PATENT DOCUMENTS

5,357,056	10/1994	Nagano	174/52.4
5,753,857	5/1998	Choi	174/52.4

FOREIGN PATENT DOCUMENTS

52-13891	3/1977	Japan .
62-126665	6/1987	Japan .
62-205649	9/1987	Japan .
63-86460	4/1988	Japan .
1-95553	4/1989	Japan .
4-235476	8/1992	Japan .
7-45803	2/1995	Japan .
7-99214	4/1995	Japan .

Primary Examiner—Ngân V. Ngô Attorney, Agent, or Firm—McDermott, Will & Emery

[57] ABSTRACT

A lead frame 24 comprising an inner lead 22 and outer lead 23 is sealingly filled from a through-hole into a package 21. A CCD chip 27 is inserted from an inlet 26 into the package 21. An electrode pad 28 is connected to the inner lead 22 via a bump 29 to complete an optical positioning and an electrical connection, then the positions of these components are fixed by glue. As a result, a solid-state image sensing apparatus can be manufactured at a low cost, and an accurate positioning can be realized. Thus, the solid-state image sensing apparatus can be employed to a video camera of high quality picture to reproduce vivid colors and fine pictures.

16 Claims, 6 Drawing Sheets




FIG. 1




FIG. 2




FIG. 3




FIG. 4





FIG. 5



5,952,714

FIG. 6




FIG. 7




FIG. 8




FIG. 9 PRIOR ART





FIG. 10 PRIOR ART



SOLID-STATE IMAGE SENSING APPARATUS AND MANUFACTURING METHOD THEREOF

FIELD OF ENGINEERING

The present invention relates to a solid-state image sensing apparatus using a solid-state image sensing device (hereinafter called CCD chip) in a package made of plastic, ceramic or glass(hereinafter called package), more particularly to a solid-state image sensing apparatus using three CCD chips, which is used for a video camera and required severe optical positioning accuracy. The present invention also relates to the manufacturing method of the solid-state image sensing apparatus.

BACKGROUND OF ENGINEERING

Recently, a video camera, a home-use video camera among others, has been equipped with the better functions in addition to its reducing size and weight. Consumers have demanded the better quality picture such as of high color fidelity as well as displaying detail. In order to satisfy this demand, technical levels relating to many components of the video camera have been highly enhanced, and in particular, performance of the CCD chip which is called "a heart of 25 video camera," has been remarkably progressed in increasing a number of pixels. On the other hand, a home-use video camera of which main stream has been one-eye video camera using one CCD chip, starts replacing the one-eye with a three-eye using three CCD chips which has been 30 employed in an expensive professional video camera, namely, three CCD chips correspond to Red, Green, Blue colors. Comparing with the one-eye video camera, the three-eye video camera is required an ultra positioning accuracy because three CCD chips are to be optically disposed at correct positions. Since the home-use video camera has been designed to be portable and smaller in size, many of the components are mounted in an extreme high density. Therefore, the solid-state image sensing apparatus for the home-use video camera is required to change itself in its own structure.

FIG. 9 and FIG. 10 depict a conventional solid-state image sensing apparatus. FIG. 9 is a cross section of a solid-state image sensing apparatus in a ceramic package which was once a mainstream. A ceramic package 1, on which metallized conductor 2 is formed, has a concave part 3 in the center thereof. On the concave part 3, a CCD chip 4 is mounted by die bonding, and an electrode pad 6 of CCD chip 4 is wire-bonded to the metallized conductor 2 by a metal lead 7. A lead terminal 8 is deposited to an end face of metallized conductor 2 exposing itself from the side of ceramic package 1.

FIG. 10 is a cross section of a solid-state image sensing apparatus in a plastic package. A lead frame 11 comprising an inner lead 9 and an outer lead 10 is inmolded in a plastic package 12. At a center of the plastic package, a concave portion 13 is situated. The CCD chip 4 is di-bonded by conductive paste 14 to the concave portion 13, and the electrode pad 6 on the CCD chip 4 is wire-bonded to the inner lead 9 by the metal lead 7 as same as the case of the 60 ceramic package shown in FIG. 9.

However, according to the above conventional solid-state image sensing apparatus and the manufacturing method thereof, the CCD chip in either the ceramic package 1 or plastic package 12, is mounted on the base of either concave 65 part 3 or 13 by die bonding. When this conventional solid-state image sensing apparatus having the above struc-

2

ture is mounted to the three-eye video camera and is accurately positioned in optical manner, the base of concave part 3 or 13 of ceramic package 1 or plastic package 12 to which the CCD chip 4 is die-bonded should be processed in high accuracy. Also a level of parallelism with regard to the base and an upper face of ceramic package 1 or plastic package 12 should be highly accurate. These factors not only increase a cost of ceramic package 1 or plastic package 12 but also raise a cost of mounting process of CCD chip 4. The wire-bonding method for connecting the electrode pad 6 of CCD chip 4 with the metallized conductor 2 or the inner lead 9 via the metal lead 7 is a classic manufacturing technique expecting a low defect ratio and requiring little effort for replacing chips; however, this method limits the size reduction of solid-state image sensing apparatus, and cannot fully respond to a request of reducing a size thereof from the market of home-use video camera.

DISCLOSURE OF THE INVENTION

The present invention aims to provide a solid-state image sensing apparatus mountable to a video camera of high quality picture, which not only can reproduce vivid colors and fine pictures but also can be manufactured at a low cost. The present invention also aims to provide a manufacturing method of the solid-state image sensing apparatus.

The solid-state image sensing apparatus according to the present invention comprises a package having a through hole therein, a lead frame comprising an inner lead and an outer lead sealed therein, and a CCD chip loaded therein. Both the end faces of the package have different opening areas. The CCD chip can be mounted from the opening having the wider opening area, and thereby shutting the through hole tightly.

Another type of the solid-state image sensing apparatus according to the present invention has the opening of the package. The electrode pad of CCD chip is connected via the inner lead to the opening, and the opening area is smaller than the entire area of CCD chip.

Still another type of the solid-state image sensing apparatus according to the present invention has the package having a through hole therein, and the lead frame comprising the inner lead and outer lead sealed therein, and a substrate on which the CCD chip and peripheral circuit elements are mounted being loaded into the package from the opening which has the wider opening area, and the electrode pad of substrate connected to the inner lead exposed from a periphery of end face of the opening which has the smaller opening area.

Further another type of the solid-state image sensing apparatus of the present invention has the package having a through hole therein, and the lead frame comprising the inner lead and outer lead sealed therein, and the peripheral circuit elements mounted on a substrate which is disposed on an upper surface of the substrate excluding the surface where the CCD chip is mounted. The two substrates are loaded into the package from the opening which has the wider opening area. The electrode pad is connected to the inner lead exposed from the periphery end face of the opening which has the smaller opening area.

Another type of the solid-state image sensing apparatus of the present invention has the package having the through hole therein, and the lead frame comprising the inner lead and outer lead sealed therein, and the CCD chip fixed and coupled to a first inner lead exposed from a first step of the package, and the peripheral circuit elements fixed and connected to a second inner lead exposed from a second step of the package.

A manufacturing method according to the present invention relates to the solid-state image sensing apparatus which has the package comprising a through hole therein, and the lead frame comprising the inner lead and outer lead sealed therein, and the CCD chip mounted therein. The CCD chip is loaded into the through hole of the package from the opening which has the wider opening area. The electrode pad of solid-state image sensing apparatus is coupled to the inner lead via a bump or an anisotropic conductor having only vertical conductivity so that optical positioning as well as electrical connecting is completed. Then a back side of the CCD chip is glued to the package by adhesive.

Another manufacturing method according to the present invention relates to the solid-state image sensing apparatus which has the package comprising the through hole therein, 15 and the lead frame comprising the inner lead and outer lead sealed therein, and the CCD chip as well as the peripheral circuit elements mounted therein. The CCD chip and group of wirings are formed on a semi-conductor substrate, then the periphery circuit elements are disposed on the substrate 20 excluding a preoccupied place by the CCD chip, and connected to the group of wirings. Next, the substrate is loaded into the through hole from the opening which has the wider opening area. The electrode pad disposed around the upper surface of the substrate is connected to the inner lead via the 25 bump or anisotropic conductor so that the optical positioning as well as electrical connection is completed. Then the back side of the substrate having the CCD chip and peripheral circuit elements thereon is glued to the package by adhesive.

Still another manufacturing method according to the 30 present invention relates to the solid-state image sensing apparatus which has the package comprising the through hole therein, and the lead frame comprising the inner lead and outer lead sealingly filled therein, and the CCD chip as well as the peripheral circuit elements loaded therein. The 35 CCD chip and the peripheral circuit elements are mounted on the substrate where the group of wirings were already disposed, and the CCD chip and the peripheral circuit elements are connected to the group of wirings. The substrate is loaded into the through hole from the opening which 40 has the wider opening area. The electrode pad disposed at periphery of the upper surface of the substrate is connected to the inner lead via the bump or anisotropic conductor so that the optical positioning as well as electrical connection is completed. Then the back side of the substrate having the 45 CCD chip and peripheral circuit elements thereon is glued to the package by adhesive.

Further another manufacturing method according to the present invention relates to the solid-state image sensing hole therein, and the lead frame comprising the inner and outer leads sealed therein, and the CCD chip as well as the peripheral circuit elements mounted therein. The CCD chip is loaded into the through hole of the package from the opening which has the wider opening area, and the electrode 55 pad is connected to the first inner lead via the bump or the anisotropic conductor so that optical positioning as well as electrical connection is completed. Then the back side of the CCD chip is glued to the package by adhesive, and the peripheral circuit elements is loaded into the through hole 60 from the same opening used when the CCD chip loaded. The electrode pad of the peripheral circuit elements is electrically connected to the second inner lead via the bump or the anisotropic conductor, and then the back side of the peripheral circuit elements is glued to the package by adhesive.

According to the present invention, the through hole is provided in the package, and the CCD chip can be loaded

into the package from the bottom side, namely from the opening which has the wider opening area. The electrode pad of CCD chip is electrically connected to the bump or the anisotropic conductor, and also optically positioned at the same time. Thus, the present invention can reduce a number of manufacturing processes comparing with the conventional method which requires two bonding processes including the die-bonding of CCD chip and the wire-bonding of electrode pad. Further, because a loading jig for the CCD chip can be disposed at the back side of CCD chip, the CCD chip can be optically positioned with ease from the front, thus more accurate positioning can be expected.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cutaway perspective view of the solid-state image sensing apparatus of an exemplary embodiment of the present invention.

FIG. 2 is a cross section of the solid-state image sensing apparatus of the first exemplary embodiment of the present

FIG. 3 is a cross section of the solid-state image sensing apparatus of the second exemplary embodiment of the present invention.

FIG. 4 is a cross section of the solid-state image sensing apparatus of the third exemplary embodiment of the present invention.

FIG. 5 is a cross section of the solid-state image sensing apparatus of the fourth exemplary embodiment of the present invention.

FIG. 6 is a cross section of the solid-state image sensing apparatus of the exemplary embodiment of the present invention.

FIG. 7 is a cross section of the solid-state image sensing apparatus of the sixth exemplary embodiment of the present invention.

FIG. 8 is a cross section of the solid-state image sensing apparatus of the seventh exemplary embodiment of the present invention.

FIG. 9 is a cross section of a conventional solid-state image sensing apparatus.

FIG. 10 is a cross section of another conventional solidstate image sensing apparatus.

THE DESCRIPTION OF PREFERRED **EMBODIMENT**

An exemplary embodiment of the present invention is apparatus which has the package comprising the through 50 stated here by referring to FIG. 1, which is a cutaway perspective view of an exemplary embodiment according to the present invention. A lead frame 24 comprising an inner lead 22 and an outer lead 23 is inmolded in a package 21. As FIG. 1 depicts, a through hole is provided at the center of the package 21, and in front side of the package 21, an opening 25 which has a smaller opening area is situated, and another opening 26 (hereinafter called "inlet" which has a wider opening area is situated at the back side thereof. The area of opening 25 is smaller than that of CCD chip 27. An inner lead 22 is exposed from the back side of a step between the opening 25 and the inlet 26, and the inner lead 22 is electrically connected to a bump 29 disposed on an electrode 28 of CCD chip 27.

Next, a manufacturing method according to the present invention is described. FIG. 2 is a cross section of the solid-state image sensing apparatus according to the first exemplary embodiment of the present invention. Epoxy

resin mixed with inorganic filler is injected into a mold where the lead frame 24 made of phosphor bronze, etc. is disposed, and is inmolded at a high temperature. Then the package 21 is taken out from the mold. A frame body of the lead frame 24 is cut away, and the outer lead 23 is bent 5 toward the inlet 26, thereby forming the package 21. The bump 29 is formed on the electrode pad 28 of the CCD chip 27, whose back side is held by a mounting jig(not shown), and the CCD chip 27 is inserted into the package 21 from the net 26. Then, the bump 29 is press-fitted and connected to 10 the inner lead 22 which is exposed from a back side of the step situated between the opening 25 and the net 26. During this press-fit operation, a position signal is feedbacked from a optical position adjusting device(not shown) disposed in front of the CCD chip 27 to the mounting jig, thereby finely 15 adjusting an orientation of the CCD chip 27 and disposing the CCD chip 27 on the back side of the step of the package 21. At the same time, ultra-violet hardening adhesive 30 is injected in a specified quantity from a dispenser which is situated beside a press-fit jig to glue four sides of the CCD 20 chip 27 to the package 21, and finally, the CCD chip 27 is accurately mounted to the package 21.

FIG. 3 is a cross section of the solid-state image sensing apparatus used in a second exemplary embodiment of the present invention. A different point from the first exemplary embodiment is this: a tip 22a of the inner lead 22 slightly protrudes from the opening 25 toward inside. This structure facilitates the optical positioning as well as the bonding between the inner lead and the bump 29 thanks to elasticity of the tip 22a.

In the first and second exemplary embodiments, the bump 29 is disposed on the electrode pad 28; however, the bump 29 may be disposed at the tip of inner lead 22 and coupled with the electrode pad 28 of CCD chip 27.

FIG. 4 is a cross section of the solid-state image sensing apparatus used in Embodiment 3. The inner leads 22 are cut so that they seem to be arranged in parallel from their cross sectional view. In this embodiment, the electrode pad 28 of CCD chip 27 and the inner leads 22 are connected via the anisotropic conductor 31 which has conductivity in only the vertical direction instead of via the bump 29. Thanks to the elasticity of anisotropic conductor 31 made of conductive rubber or the like, the CCD chip 27 can be optically positioned with ease as same as the second embodiment.

According to this exemplary embodiment, an assembly process can be substantially simplified because of the structure as follows: the through hole is provided in the package 21, and the CCD chip 27 is loaded from the inlet 26 which is situated on the back side of package 21, namely, on the side of outer leads, and the exposed inner lead 22 from the back side of the step situated between the opening 25 and the inlet 26 is connected to the electrode pad 28 of CCD chip 27 electrically via the bump or anisotropic conductor, at the same time, an optical positioning between the inner lead 22 and the electrode pad 28 is completed. Further, since the mounting jig of CCD chip 27 can be disposed on the back side of CCD chip 27, the CCD chip 27 can be optically positioned from the front with ease, thus an accurate positioning can be achieved.

FIG. 5 is a cross section of the solid-state image sensing apparatus used in Embodiment 4. Epoxy resin mixed with inorganic filler is injected into a mold where the lead frame 24 made of phosphor bronze, etc. are disposed, and is inmolded at a high temperature. Then the package 21 is 65 taken out from the mold. A frame body of the lead frame 24 is cut away, and the outer lead 23 is bent toward the inlet 26,

thereby forming the package 21. A substrate 42 comprising a semiconductor substrate such as silicon wafer, on which a group of wirings (not shown) and a CCD chip 41 are formed, and on a part of the substrate surface, a peripheral circuit elements 43 are disposed in a face-down way; the peripheral circuit elements 43 were produced in a separate manufacturing process. A bump 29 disposed on an electrode pad 44 of the peripheral circuit elements is connected to an electrode pad 45 of the group of wirings on the substrate 42, thereby producing a function device 46 (hereinafter called "CCD module"). A back side of the CCD module 46 is held by a mounting jig (not shown), and is inserted from the inlet 26 into the package 21. Then, the bump 29 on an electrode pad 47 disposed around the CCD module 46 is press-fitted to the inner lead 22 exposed from the back side of the step situated between the opening 25 and the inlet 26, thus the bump 29 is electrically connected with the inner lead 22... During this press-fit operation, a position signal is feedbacked from an optical position adjusting device(not shown) disposed in front of the CCD chip 41 to the mounting jig, thereby finely adjusting an orientation of the CCD chip 41 and disposing the CCD module 46 on the back side of the step of the package 21. At the same time, ultra-violet hardening adhesive 30 is injected in a specified quantity from a dispenser which is situated beside a press-fit jig to glue four sides of the CCD chip 41 to the package 21, and finally, the CCD chip 41 is accurately mounted to the package 21.

FIG. 6 is a cross section of the solid-state image sensing apparatus used in Embodiment 5 of the present invention. This embodiment is one of variations of Embodiment 4 described above. The method of accurately mounting the CCD chip 41 to the package 21 is the same as that of the Embodiment 4 from the standpoints of structure and manufacturing, namely, the CCD module 46 on which the CCD chip, peripheral circuit elements and the group of wirings are formed, is inserted from the inlet 26, and the CCD module 46 is fixed to the package 21, while the optical position of CCD chip 41 is fine adjusted. A different point from the Embodiment 4 is this: in Embodiment 4, the CCD chip is formed directly on the semiconductor substrate, which is to be the substrate 42 of the CCD module 46, through a circuit-chip-forming-process such as a direct diffusion process, on the other hand in Embodiment 5, the CCD chip 41 as well as peripheral circuit elements 43 was already produced in a separate process, and the CCD chip 41 and peripheral circuit elements 43 are disposed on the substrate 42 on which the group of wirings have been formed, and thereby they are electrically connected to form the CCD module 46.

Accordingly, the substrate 42 used in this embodiment may be made of a material other than semiconductor. As shown in FIG. 6, when the CCD chip 41 produced in the separate process is mounted on the substrate 42, the electrode of CCD chip 41 is wire-bonded to the electrode terminal of the group of wirings by using a metal wire 47a.

FIG. 7 is a cross section of the solid-state image sensing apparatus used in Embodiment 6. This embodiment is also one of variations of Embodiment 5 above mentioned. A different point from Embodiment 5 is this: in Embodiment 5, the peripheral circuit elements 43 are connected to the substrate 42 via the bump 29 in the face-down way same as that in Embodiment 4; however, in this Embodiment 6, the peripheral circuit elements 43 are disposed on the substrate 42 in the face-up way(the face on which a circuit is formed is situated upward) as the CCD chip 41 is in Embodiment 5, and the electrode of peripheral circuit elements is wire-

7 bonded to the electrode terminal of the group of wiring by using the metal wire 47a.

Embodiments 4, 5, and 6 have some similarities as well as differences with each other. An advantage of the solid-state image sensing apparatus in these embodiments are as follows.

First, in Embodiment 4, since the CCD chip 41 is formed on the substrate 42 together with other groups of wirings at the same time, the electrode of CCD chip 41 is electrically connected to the electrode terminals of the groups of wirings with ease and reliably. Therefore, Embodiment 4 is effective for reducing the size of the solid-state image sensing apparatus

Second, in Embodiment 5, since the CCD chip, which has a large number of pixels to be highly accurate and, as a result, an yield ratio generally has to be extraordinarily low, is produced in the separate process, only defect-free CCD chips are put into the assembly process, thereby reducing the total cost.

Third, in Embodiment 6, the electrodes of CCD chip 41 and peripheral circuit elements 43 are connected to the electrode terminal of group of wirings by mounting technique or wire-bonding method, both are classic techniques and have high reliability based on ample experience of mounting engineering and automatic mounting machines. Since the surface on which the circuit elements 43 are formed is situated upward, a shading film 48 is required; however, when defects are found in the CCD chip 41 or the peripheral circuit elements 43, the defective parts can be easily replaced and the other parts also can be used again. In FIG. 7, a glass substrate 49 is made from the shading film by being deposited with metal or by sputtering.

As described above, the solid-state image sensing apparatus in Embodiments 4, 5, or 6 is used depending on a requested performance, price, and application.

FIG. 8 is a cross section of the solid-state image sensing apparatus used in Embodiment 7. A different point from the above embodiments is this: the CCD chip and peripheral circuit elements are mounted in multilayered structure situated in the package, therefore, the package structure of this embodiment is different from those of the above embodiments, namely, the CCD chip and peripheral circuit elements are inserted into the package from the through hole comprising two openings both having wide and different opening areas.

A structure and manufacturing method of Embodiment 7 is described as follows. In FIG. 8, a package 50 having an original structure is employed in Embodiment 7. A first opening 51 having a small opening area is disposed on a first end face, a second opening 52 having a large opening area 50 and a third opening 53 having the larger opening area than that of the opening 52 are disposed on a second end face. Regarding a package 50, its upper frame 50a has the first opening 51 and the second opening 52, and also has a bent inner lead 54 situated therein. A first end of the inner lead 54 55 forms an exposed terminal 54a of the inner lead from a step situated between the first opening 51 and second opening 52. A second terminal 54b of inner lead 54 bent and extended downward from inside of the upper frame 50a is sealed between a lower frame 50b and the upper frame 50a, and the 60end of the terminal 54b is connected in the package to a junction point of an inner lead terminal 54c exposed from a step between the second opening 52 and third opening 53 with an outer lead 55 which is bent outside of the package **50**.

The manufacturing method shown in FIG. 8 is, first, as same as the Embodiment 1, the epoxy resin mixed with

inorganic filler is injected into a mold where the lead frame comprising the inner lead 54 made of phosphor bronze, etc. and the outer lead 55 is disposed, and is inmolded at a high temperature. Then the package 50 is taken out from the mold. A frame body of the lead frame is cut away, and the outer lead 55 is bent toward the inlet 26, thereby forming the package 50. The bump 29 is formed on the electrode pad 28 of the CCD chip 27, whose back side is held by a mounting jig(not shown), and the CCD chip 27 is inserted into the package 50. Then, the bump 29 is press-fitted and connected to the inner lead terminal 54a which is disposed at a first step situated on the upper frame of the package 50. During this press-fit operation, a position signal is feedbacked from an optical position adjusting device(not shown) disposed in front of the CCD chip 27 to the mounting jig, thereby an orientation of the CCD chip 27 is finely adjusted and the CCD chip 27 is positioned at the back side of the step of the package 50. At the same time, ultra-violet hardening adhesive 30 is injected in a specified quantity from a dispenser which is situated beside a press-fit jig to glue four sides of the CCD chip 27 to the package 50, and finally, the CCD chip 27 is accurately mounted to the package 50.

Then, the peripheral circuit elements 43 are also inserted into the lower frame 50b of package 50 from the third opening 53, and the electrode pad 44 of peripheral circuit elements 43 are connected via the bump 29 by press-fit to the second inner lead terminal 54c which is exposed from the step between the second opening 52 and third opening 53. At the same time, ultra-violet hardening adhesive 30 is injected in a specified quantity from a dispenser which is situated beside a press-fit jig to glue four sides of the peripheral circuit elements 43 to the package 50, and finally, the peripheral circuit elements 43 are accurately mounted to the package 50.

Thus, according to Embodiment 7, the CCD chip 27 and peripheral circuit elements 43 are disposed in multilayerd or vertical structure within the package 50, and the driving circuit can be incorporated into the solid-state image sensing apparatus, thereby reducing an area occupied by parts mounted on the substrate. As a result, a high density mounting into a small size video camera can be realized.

A protection panel 56, made of transparent material such as glass, is shown in FIG. 8. The protection panel 56 protects the inside of solid-state image sensing apparatus; however, whether using of this protection panel 56 or not does not change the functions as well as effects of the present invention described in the above embodiments.

In Embodiment 5 through Embodiment 7, the tip of inner lead can be slightly protruded from the opening toward inside of package, as described in Embodiment 3. Thus, the optical positioning and bonding with the bump can be completed with ease thanks to the elasticity of the inner lead tip. Further, in the above Embodiments 1 and 2, the case is described that the bump 29 is disposed on the electrode pad 28 of CCD chip 27; however, the bump 29 can be disposed at the tip of inner lead 22 and connected with the electrode pad 47 of CCD module 46.

In Embodiment 5 through Embodiment 7, the electrode pad 47 of CCD module 46 can be connected to the inner lead terminal via, instead of the bump 29, the anisotropic conductor which has only vertical conductivity, as described in Embodiment 4.

Industrial Applicability

According to the above solid-state image sensing apparatus and the manufacturing method thereof of the present

invention, the invention relates to the solid-state image sensing apparatus comprising a through hole therein, the lead frame comprising the inner and outer leads which are sealed in the package, and the CCD chip as well as peripheral circuit elements mounted in the package, and also 5 relates to the manufacturing method of the same. The package has the openings on both end faces, and the areas of the openings differ with each other. The CCD chip is inserted from the larger opening into the package, thereby sealing the through hole. Since the electrode pads of CCD chip and that of the peripheral circuit elements are connected 10 to the inner leads via the anisotropic conductor, a number of manufacturing processes can be greatly reduced. Further, the mounting jig of CCD chip is disposed behind the CCD chip and the CCD chip is optically positioned from the font, thus highly accurate positioning can be achieved. As a result, the 15 solid-state image sensing apparatus, which enables a video camera to reproduce vivid colors as well as fine pictures, can be manufactured at a low cost.

What is claimed is:

- 1. A solid-state image sensing apparatus comprising:
- a package having a through hole therein, openings on both end faces thereof, and different opening areas of said openings.
- a lead frame comprising inner leads and outer leads, said lead frame being sealed in said package, and
- a solid-state image sensing device mounted in said package by being inserted from an inlet of said opening which has a wider area, and thereby sealing said through hole, said solid-state image sensing device being secured to said package via an adhesive.

2. A solid-state image apparatus comprising:

- a package comprising a main body having a through hole therein, said main body having a top surface and a bottom surface, said package further comprising a ledge formed on said main body so as to extend inwardly toward the center of said through hole, said ledge comprising an upper surface and a lower surface;
- a lead frame comprising inner leads and outer leads, said lead frame being sealed in said package such that said inner leads extend inwardly from said main body so as to be adjacent said lower surface of said ledge; and
- a solid-state image sensing device having an upper surface and a lower surface and a plurality of electrode pads disposed on said upper surface, each of said plurality of electrode pads coupled to one of said inner 45 leads:
- said solid-state image sensing device being secured to said main body of said package via an adhesive.
- 3. The solid-state image sensing apparatus of claim 2, wherein each of the electrode pads is connected to the inner 50 lead via a bump.
- 4. The solid-state image sensing apparatus of claim 2, wherein each of the electrode pads is connected to the inner lead via an anisotropic conductor having only vertical conductivity.
- 5. The solid-state image sensing apparatus of claim 2, wherein a tip of the inner lead to which the electrode pad is connected extends beyond said ledge.
 - 6. A solid-state image sensing apparatus comprising:
 - end faces thereof, and different opening areas of said openings,
 - a lead frame comprising inner leads and outer leads, said lead frame being sealed in said package,
 - a substrate on which a solid-state image sensing device 65 and a peripheral circuit chip are mounted being inserted into the package from a wider opening thereof, and

- an electrode pad of said substrate being connected to said inner lead exposed from around a smaller opening of said package,
- said substrate being secured to said package via an adhesive.
- 7. A solid-state image sensing apparatus comprising:
- a package having a through hole therein, openings on both end faces thereof, and different opening areas of said openings.
- a lead frame comprising inner leads and outer leads, said lead frame being sealed in said package,
- a semiconductor substrate having a solid-state image sensing device and a peripheral circuit chip disposed on an upper surface thereof, said semiconductor substrate being inserted into a plastic package via the larger of two openings formed in said package, and
- an electrode pad of said semiconductor substrate being connected to the inner lead exposed from around the smaller opening of said package,
- said semiconductor substrate being secured to said package via an adhesive.
- 8. The solid state image sensing apparatus of claim 6 or claim 7, wherein a shading film covers an entire upper surface of said substrate except an upper surface of the solid-state image sensing device.
- 9. The solid-state image sensing apparatus of claim 6 or claim 7, wherein an electrode pad formed on the substrate is connected to the inner lead via a bump.
- 10. The solid-state image sensing apparatus of claim 6 or claim 7, wherein an electrode pad formed on the substrate is connected to the inner lead via an anisotropic conductor which has only vertical conductivity.
- 11. The solid-state image sensing apparatus of claim 6 or claim 7, wherein an electrode pad formed on the substrate is connected to the inner lead at an outer portion of said lead, said outer portion of said lead extending into the openings of the package.
- 12. A solid-state image sensing apparatus comprising:
- a package having a through hole therein, openings on both end faces thereof, and different opening areas of said
- a lead frame comprising inner leads and outer leads, said lead frame being sealed in said package, and
- a solid-state image sensing device and a peripheral circuit chip both mounted in said package, said solid-state image sensing device being connected to a first inner lead exposed beneath a first step surface formed in said package, said solid-state image sensing device being secured to said package via an adhesive, and said peripheral circuit chip being connected to a second inner lead exposed beneath a second step surface formed in said package, said peripheral circuit chip being secured to said package via an adhesive.
- 13. A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising inner leads and outer leads, said lead frame being sealed in said package, and a solida package having a through hole therein, openings on both 60 state image sensing device mounted in said package, said manufacturing method comprising the steps of:
 - inserting said solid-state image sensing device into said through hole,
 - connecting an electrode pad of the solid-state image sensing device inserted in the through hole to the inner lead via a bump or an anisotropic conductor having only vertical conductivity, while simultaneously adjust-

ing the optical positioning of said solid-state image sensing device, and

securing said solid-state image sensing device to the package with an adhesive.

14. A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising inner leads and outer leads, said lead frame being sealed in said package, and a solid-state image sensing device as well as a peripheral circuit chip mounted in said package, said manufacturing method 10 comprising the steps of:

forming said solid-state image sensing device and a group of wirings on a semiconductor substrate,

mounting said peripheral circuit chip on the solid-state image sensing device to connect with said group of said semiconductor surface,

inserting said semiconductor substrate into the through hole.

connecting an electrode pad disposed on the semiconductor substrate to the inner lead via a bump or an anisotropic conductor having only vertical conductivity, while simultaneously adjusting the optical positioning of said solid-state image sensing device, and

securing the semiconductor substrate on which the solidstate image sensing device and the peripheral circuit chip are mounted to the package via an adhesive.

15. A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising inner leads and outer leads, said lead frame being sealed in said package, and a solid-state image sensing device as well as a peripheral circuit chip mounted in said package, said manufacturing method comprising steps of:

mounting said solid-state image sensing device and said peripheral circuit chip on a substrate where a group of wirings is disposed in order to connect the solid-state image sensing device and the peripheral circuit chip to the group of wirings, 12

inserting the semiconductor substrate into the through hole.

connecting an electrode pad disposed on a periphery of the substrate to the inner lead via a bump or an anisotropic conductor having only vertical conductivity, while simultaneously adjusting the optical positioning of the solid-state image sensing device, and

securing the semiconductor substrate on which said solidstate image sensing device and said peripheral circuit chip are mounted to the package via an adhesive.

16. A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising inner leads and outer leads, said lead frame being sealed in the package, and a solid-state image sensing device as well as a peripheral circuit chip mounted in said package, said manufacturing method comprising steps of:

inserting said solid-state image sensing device into the through hole,

connecting an electrode pad of the solid-state image sensing device to a first inner lead via a bump or an anisotropic conductor having only vertical conductivity, while simultaneously adjusting the optical positioning of the solid-state image sensing device, said first inner lead being disposed beneath a first step surface formed in said package,

securing the solid-state image sensing device to the package via an adhesive,

inserting the peripheral circuit chip into the through hole, connecting an electrode pad of the peripheral circuit chip to a second inner lead via a bump or an anisotropic conductor having only vertical conductivity, to complete an electrical connection, said second inner lead being disposed beneath a second step surface formed in said package, and

securing the peripheral circuit chip to the package via an adhesive.

* * * * *

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 5,952,714

DATED: September 14, 1999

INVENTOR(S): Sano et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the cover page:

At the end of the "FOREIGN PATENT DOCUMENTS" section, insert:

-63-274162 11/88 Japan--.

Signed and Sealed this Fifth Day of September, 2000

Attest:

Attesting Officer

Q. TODD DICKINSON

Director of Patents and Trademarks

PATENT APPLICATION SERIAL NO. 08/809845

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET



10

Abstract of the Disclosure

A lead frame 24 comprising an inner lead 22 and outer lead 23 is sealingly filled from a through-hole into a package 21. A CCD chip 27 is inserted from an inlet 26 into the package 21. An electrode pad 28 is connected to the inner lead 22 via a bump 29 to complete an optical positioning and an electrical connection, then the positions of these components are fixed by glue. As a result, a solid-state image sensing apparatus can be manufactured at a low cost, and an accurate positioning can be realized. Thus, the solid-state image sensing apparatus can be employed to a video camera of high quality picture to reproduce vivid colors and fine pictures.

10

15

20

25

08/809845 04 RECUPUTIPIO 01 APR 1997

Solid-state Image Sensing Apparatus and

Manufacturing Method Thereof

Field of Engineering

The present invention relates to a solid-state image sensing apparatus using a solid-state image sensing device (hereinafter called CCD chip) in a package made of plastic, ceramic or glass(hereinafter called package), more particularly to a solid-state image sensing apparatus using three CCD chips, which is used for a video camera and required severe optical positioning accuracy. The present invention also relates to the manufacturing method of the solid-state image sensing apparatus.

Background of Engineering

Recently, a video camera, a home-use video camera among others, has been equipped with the better functions in addition to its reducing size and weight. Consumers have demanded the better quality picture such as of high color fidelity as well as displaying detail. In order to satisfy this demand, technical levels relating to many components of the video camera have been highly enhanced, and in particular, performance of the CCD chip which is called "a heart of video camera," has been remarkably progressed in increasing a number of pixels. On the other hand, a home-use video camera of which main stream has been one-eye video camera using one CCD chip, starts replacing the one-eye with a three-eye using three CCD chips which has been employed in an expensive professional video camera, namely, three CCD chips correspond to Red, Green, Blue colors. Comparing with the one-eye

10

15

20

25

video camera, the three-eye video camera is required an ultra positioning accuracy because three CCD chips are to be optically disposed at correct positions. Since the home-use video camera has been designed to be portable and smaller in size, many of the components are mounted in an extreme high density. Therefore, the solid-state image sensing apparatus for the home-use video camera is required to change itself in its own structure.

Fig. 9 and Fig. 10 depict a conventional solid-state image sensing apparatus. Fig. 9 is a cross section of a solid-state image sensing apparatus in a ceramic package which was once a mainstream. A ceramic package 1, on which metallized conductor 2 is formed, has a concave part 3 in the center thereof. On the concave part 3, a CCD chip 4 is mounted by die bonding, and an electrode pad 6 of CCD chip 4 is wire-bonded to the metallized conductor 2 by a metal lead 7. A lead terminal 8 is deposited to an end face of metallized conductor 2 exposing itself from the side of ceramic package 1.

Fig. 10 is a cross section of a solid-state image sensing apparatus in a plastic package. A lead frame 11 comprising an inner lead 9 and an outer lead 10 is inmolded in a plastic package 12. At a center of the plastic package, a concave portion13 is situated. The CCD chip 4 is di-bonded by conductive paste 14to the concave portion 13, and the electrode pad 6 on the CCD chip 4 is wire-bonded to the inner lead 9 by the metal lead 7 as same as the case of the ceramic package shown in Fig. 9.

However, according to the above conventional solid-state image sensing apparatus and the manufacturing method thereof, the CCD chip in either the ceramic package 1 or plastic package 12, is mounted on the base of either concave part 3 or 13 by die bonding. When this conventional solid-state

image sensing apparatus having the above structure is mounted to the three-eye video camera and is accurately positioned in optical manner, the base of concave part 3 or 13 of ceramic package 1 or plastic package 12 to which the CCD chip 4 is die-bonded should be processed in high accuracy. Also a level of parallelism with regard to the base and an upper face of ceramic package 1 or plastic package 12 should be highly accurate. These factors not only increase a cost of ceramic package 1 or plastic package 12but also raise a cost of mounting process of CCD chip 4. The wire-bonding method for connecting the electrode pad 6 of CCD chip 4 with the metallized conductor 2 or the inner lead 9 via the metal lead 7 is a classic manufacturing technique expecting a low defect ratio and requiring little effort for replacing chips; however, this method limits the size reduction of solid-state image sensing apparatus, and cannot fully respond to a request of reducing a size thereof from the market of home-use video camera.

15

20

25

10

5

Disclosure of the Invention

The present invention aims to provide a solid-state image sensing apparatus mountable to a video camera of high quality picture, which not only can reproduce vivid colors and fine pictures but also can be manufactured at a low cost. The present invention also aims to provide a manufacturing method of the solid-state image sensing apparatus.

The solid-state image sensing apparatus according to the present invention comprises a package having a through hole therein, a lead frame comprising an inner lead and an outer lead sealed therein, and a CCD chip loaded therein. Both the end faces of the package have different opening

Another type of the solid-state image sensing apparatus according to the present invention has the opening of the package. The electrode pad of CCD chip is connected via the inner lead to the opening, and the opening area is smaller than the entire area of CCD chip.

Still another type of the solid-state image sensing apparatus according to the present invention has the package having a through hole therein, and the lead frame comprising the inner lead and outer lead sealed therein, and a substrate on which the CCD chip and peripheral circuit elements are mounted being loaded into the package from the opening which has the wider opening area, and the electrode pad of substrate connected to the inner lead exposed from a periphery of end face of the opening which has the smaller opening area.

Further another type of the solid-state image sensing apparatus of the present invention has the package having a through hole therein, and the lead frame comprising the inner lead and outer lead sealed therein, and the peripheral circuit elements mounted on a substrate which is disposed on an upper surface of the substrate excluding the surface where the CCD chip is mounted. The two substrates are loaded into the package from the opening which has the wider opening area. The electrode pad is connected to the inner lead exposed from the periphery end face of the opening which has the smaller opening area.

Another type of the solid-state image sensing apparatus of the present invention has the package having the through hole therein, and the lead

10

5

15

25

20

wider opening area.

to the package by adhesive.

5

A STATE OF THE PARTY OF THE PAR

20

25

Another manufacturing method according to the present invention relates to the solid-state image sensing apparatus which has the package comprising the through hole therein, and the lead frame comprising the inner lead and outer lead sealed therein, and the CCD chip as well as the peripheral circuit elements mounted therein. The CCD chip and group of wirings are formed on a semi-conductor substrate, then the periphery circuit elements are disposed on the substrate excluding a preoccupied place by the CCD chip, and connected to the group of wirings. Next, the substrate is loaded into the through hole from the opening which has the wider opening area. The electrode pad disposed around the upper surface of the substrate is connected to the inner lead via the bump or anisotropic conductor so that the optical

)

frame comprising the inner lead and outer lead sealed therein, and the CCD

chip fixed and coupled to a first inner lead exposed from a first step of the

the solid-state image sensing apparatus which has the package comprising a

through hole therein, and the lead frame comprising the inner lead and outer

lead sealed therein, and the CCD chip mounted therein. The CCD chip is

loaded into the through hole of the package from the opening which has the

apparatus is coupled to the inner lead via a bump or an anisotropic conductor

having only vertical conductivity so that optical positioning as well as

electrical connecting is completed. Then a back side of the CCD ship is glued

The electrode pad of solid-state image sensing

A manufacturing method according to the present invention relates to

10

15

20

25

Still another manufacturing method according to the present invention relates to the solid-state image sensing apparatus which has the package comprising the through hole therein, and the lead frame comprising the inner lead and outer lead sealingly filled therein, and the CCD chip as well as the peripheral circuit elements loaded therein. The CCD chip and the peripheral circuit elements are mounted on the substrate where the group of wirings were already disposed, and the CCD chip and the peripheral circuit elements are connected to the group of wirings. The substrate is loaded into the through hole from the opening which has the wider opening area. The electrode pad disposed at periphery of the upper surface of the substrate is connected to the inner lead via the bump or anisotropic conductor so that the optical positioning as well as electrical connection is completed. Then the back side of the substrate having the CCD chip and peripheral circuit elements thereon is glued to the package by adhesive.

Further another manufacturing method according to the present invention relates to the solid-state image sensing apparatus which has the package comprising the through hole therein, and the lead frame comprising the inner and outer leads sealed therein, and the CCD chip as well as the peripheral circuit elements mounted therein. The CCD chip is loaded into the through hole of the package from the opening which has the wider opening area, and the electrode pad is connected to the first inner lead via the bump or the anisotropic conductor so that optical positioning as well as electrical

The state of the s

15

connection is completed. Then the back side of the CCD chip is glued to the package by adhesive, and the peripheral circuit elements is loaded into the through hole from the same opening used when the CCD chip loaded. The electrode pad of the peripheral circuit elements is electrically connected to the second inner lead via the bump or the anisotropic conductor, and then the back side of the peripheral circuit elements is glued to the package by adhesive.

According to the present invention, the through hole is provided in the package, and the CCD chip can be loaded into the package from the bottom side, namely from the opening which has the wider opening area. The electrode pad of CCD chip is electrically connected to the bump or the anisotropic conductor, and also optically positioned at the same time. Thus, the present invention can reduce a number of manufacturing processes comparing with the conventional method which requires two bonding processes including the die-bonding of CCD chip and the wire-bonding of electrode pad. Further, because a loading jig for the CCD chip can be disposed at the back side of CCD chip, the CCD chip can be optically positioned with ease from the front, thus more accurate positioning can be expected.

20

Brief Description of the Drawings

Fig. 1 is a cutaway perspective view of the solid-state image sensing apparatus of an exemplary embodiment of the present invention.

Fig. 2 is a cross section of the solid-state image sensing apparatus of the first exemplary embodiment of the present invention.

15

20

25

Fig. 3 is a cross section of the solid-state image sensing apparatus of the second exemplary embodiment of the present invention.

Fig. 4 is a cross section of the solid-state image sensing apparatus of the third exemplary embodiment of the present invention.

Fig. 5 is a cross section of the solid-state image sensing apparatus of the fourth exemplary embodiment of the present invention.

Fig. 6 is a cross section of the solid-state image sensing apparatus of the fifth exemplary embodiment of the present invention.

Fig. 7 is a cross section of the solid-state image sensing apparatus of the sixth exemplary embodiment of the present invention.

Fig. 8 is a cross section of the solid-state image sensing apparatus of the seventh exemplary embodiment of the present invention.

Fig. 9 is a cross section of a conventional solid-state image sensing apparatus.

Fig. 10 is a cross section of another conventional solid-state image sensing apparatus.

The Description of Preferred Embodiment

An exemplary embodiment of the present invention is stated here by referring to Fig. 1, which is a cutaway perspective view of an exemplary embodiment according to the present invention. A lead frame 24 comprising an inner lead 22 and an outer lead 23 is inmolded in a package 21. As Fig. 1 depicts, a through hole is provided at the center of the package 21, and in front side of the package 21, an opening 25 which has a smaller opening area is situated, and another opening 26 (hereinafter called "inlet") which has a

10

15

20

25

wider opening area is situated at the back side thereof. The area of opening 25 is smaller than that of CCD chip27. An inner lead 22 is exposed from the back side of a step between the opening 25 and the inlet 26, and the inner lead 22 is electrically connected to a bump 29 disposed on an electrode 28 of CCD chip 27.

Next, a manufacturing method according to the present invention is described. Fig. 2 is a cross section of the solid-state image sensing apparatus according to the first exemplary embodiment of the present invention. Epoxy resin mixed with inorganic filler is injected into a mold where the lead frame 24made of phosphor bronze, etc. is disposed, and is inmolded at a high temperature. Then the package 21 is taken out from the mold. A frame body of the lead frame 24 is cut away, and the outer lead 23 is bent toward the inlet 26, thereby forming the package 21. The bump 29 is formed on the electrode pad 28 of the CCD chip 27, whose back side is held by a mounting jig(not shown), and the CCD chip 27 is inserted into the package 21 from the inlet26. Then, the bump 29 is press-fitted and connected to the inner lead 22 which is exposed from a back side of the step situated between the opening 25 During this press-fit operation, a position signal is and the inlet 26. feedbacked from a optical position adjusting device(not shown) disposed in front of the CCD chip 27to the mounting jig, thereby finely adjusting an orientation of the CCD chip 27 and disposing the CCD chip 27 on the back side of the step of the package 21. At the same time, ultra-violet hardening adhesive 30 is injected in a specified quantity from a dispenser which is situated beside a press-fit jig to glue four sides of the CCD chip 27 to the package 21, and finally, the CCD chip 27 is accurately mounted to the

10

15

20

25

Fig. 3 is a cross section of the solid-state image sensing apparatus used in a second exemplary embodiment of the present invention. A different point from the first exemplary embodiment is this: a tip 22a of the inner lead 22 slightly protrudes from the opening 25 toward inside. This structure facilitates the optical positioning as well as the bonding between the inner lead and the bump 29 thanks to elasticity of the tip 22a.

In the first and second exemplary embodiments, the bump 29is disposed on the electrode pad 28; however, the bump 29 may be disposed at the tip of inner lead 22 and coupled with the electrode pad 28 of CCD chip 27.

Fig. 4 is a cross section of the solid-state image sensing apparatus used in Embodiment 3. The inner leads 22 are cut so that they seem to be arranged in parallel from their cross sectional view. In this embodiment, the electrode pad 28 of CCD chip 27 and the inner leads 22 are connected via the anisotropic conductor 31 which has conductivity in only the vertical direction instead of via the bump 29. Thanks to the elasticity of anisotropic conductor 31 made of conductive rubber or the like, the CCD chip 27 can be optically positioned with ease as same as the second embodiment.

According to this exemplary embodiment, an assembly process can be substantially simplified because of the structure as follows: the through hole is provided in the package 21, and the CCD chip 27 is loaded from the inlet 26 which is situated on the back side of package 21, namely, on the side of outer leads, and the exposed inner lead 22 from the back side of the step situated between the opening 25 and the inlet 26 is connected to the electrode pad 28 of CCD chip 27 electrically via the bump or anisotropic conductor, at the same

10

15

20

25

time, an optical positioning between the inner lead 22 and the electrode pad 28 is completed. Further, since the mounting jig of CCD chip 27 can be disposed on the back side of CCD chip 27, the CCD chip 27 can be optically positioned from the front with ease, thus an accurate positioning can be achieved.

Fig. 5 is a cross section of the solid-state image sensing apparatus used in Embodiment 4. Epoxy resin mixed with inorganic filler is injected into a mold where the lead frame 24 made of phosphor bronze, etc. are disposed, and is inmolded at a high temperature. Then the package 21 is taken out from the mold. A frame body of the lead frame 24 is cut away, and the outer lead 23 is bent toward the inlet 26, thereby forming the package 21.

A substrate 42 comprising a semiconductor substrate such as silicon wafer, on which a group of wirings (not shown) and a CCD chip 41 are formed, and on a part of the substrate surface, a peripheral circuit elements 43 are disposed in a face-down way; the peripheral circuit elements 43 were produced in a separate manufacturing process. A bump 29 disposed on an electrode pad 44 of the peripheral circuit elements is connected to an electrode pad 45 of the group of wirings on the substrate 42, thereby producing a function device 46 (hereinafter called "CCD module"). A back side of the CCD module 46 is held by a mounting jig (not shown), and is inserted from the inlet 26 into the package 21. Then, the bump 29 on an electrode pad 47 disposed around the CCD module 46 is press-fitted to the inner lead 22 exposed from the back side of the step situated between the opening 25 and the inlet 26, thus the bump 29 is electrically connected with the inner lead 22. During this press-fit operation, a position signal is feedbacked from an optical position adjusting

10

15

20

device(not shown)disposed in front of the CCD chip 41 to the mounting jig, thereby finely adjusting an orientation of the CCD chip 41 and disposing the CCD module 46 on the back side of the step of the package 21. At the same time, ultra-violet hardening adhesive 30 is injected in a specified quantity from a dispenser which is situated beside a press-fit jig to glue four sides of the CCD chip 41 to the package 21, and finally, the CCD chip 41 is accurately mounted to the package 21.

Fig. 6 is a cross section of the solid-state image sensing apparatus used in Embodiment 5 of the present invention. This embodiment is one of variations of Embodiment 4 described above. The method of accurately mounting the CCD chip 41 to the package21 is the same as that of the Embodiment 4 from the standpoints of structure and manufacturing, namely, the CCD module 46 on which the CCD chip, peripheral circuit elements and the group of wirings are formed, is inserted from the inlet 26, and the CCD module 46is fixed to the package 21, while the optical position of CCD chip41 is fine adjusted. A different point from the Embodiment 4 is this: in Embodiment 4, the CCD chip is formed directly on the semiconductor substrate, which is to be the substrate 42 of the CCD module 46, through a circuit-chip-forming-process such as a direct diffusion process, on the other hand in Embodiment 5, the CCD chip 41 as well as peripheral circuit elements 43 was already produced in a separate process, and the CCD chip 41 and peripheral circuit elements 43 are disposed on the substrate 42 on which the group of wirings have been formed, and thereby they are electrically connected to form the CCD module 46.

15

20

25

Accordingly, the substrate 42 used in this embodiment may be made of a material other than semiconductor. As shown in Fig. 6, when the CCD chip 41 produced in the separate process is mounted on the substrate 42, the electrode of CCD chip 41 is wire-bonded to the electrode terminal of the group of wirings by using a metal wire 47a.

Fig. 7 is a cross section of the solid-state image sensing apparatus used in Embodiment 6. This embodiment is also one of variations of Embodiment 5 above mentioned. A different point from Embodiment 5 is this: in Embodiment 5, the peripheral circuit elements 43 are connected to the substrate 42 via the bump 29 in the face-down way same as that in Embodiment 4; however, in this Embodiment 6, the peripheral circuit elements 43 are disposed on the substrate 42 in the face-up way(the face on which a circuit is formed is situated upward) as the CCD chip 41 is in Embodiment 5, and the electrode of peripheral circuit elements is wire-bonded to the electrode terminal of the group of wiring by using the metal wire 47a.

Embodiments 4, 5, and 6 have some similarities as well as differences with each other. An advantage of the solid-state image sensing apparatus in these embodiments are as follows.

First, in Embodiment 4, since the CCD chip 41 is formed on the substrate 42 together with other groups of wirings at the same time, the electrode of CCD chip 41 is electrically connected to the electrode terminals of the groups of wirings with ease and reliably. Therefore, Embodiment 4 is effective for reducing the size of the solid-state image sensing apparatus.

Second, in Embodiment 5, since the CCD chip, which has a large number of pixels to be highly accurate and, as a result, an yield ratio

10

15

20

generally has to be extraordinarily low, is produced in the separate process, only defect-free CCD chips are put into the assembly process, thereby reducing the total cost.

Third, in Embodiment 6, the electrodes of CCD chip 41 and peripheral circuit elements 43 are connected to the electrode terminal of group of wirings by mounting technique or wire-bonding method, both are classic techniques and have high reliability based on ample experience of mounting engineering and automatic mounting machines. Since the surface on which the circuit elements 43 are formed is situated upward, a shading film 48 is required; however, when defects are found in the CCD chip 41 or the peripheral circuit elements 43, the defective parts can be easily replaced and the other parts also can be used again. In Fig. 7, a glass substrate 49 is made from the shading film by being deposited with metal or by sputtering.

As described above, the solid-state image sensing apparatus in Embodiments 4, 5, or 6 is used depending on a requested performance, price, and application.

Fig. 8 is a cross section of the solid-state image sensing apparatus used in Embodiment 7. A different point from the above embodiments is this: the CCD chip and peripheral circuit elements are mounted in multilayered structure situated in the package, therefore, the package structure of this embodiment is different from those of the above embodiments, namely, the CCD chip and peripheral circuit elements are inserted into the package from the through hole comprising two openings both having wide and different opening areas.

A structure and manufacturing method of Embodiment 7 is described

as follows. In Fig. 8, a package 50 having an original structure is employed in Embodiment 7. A first opening 51 having a small opening area is disposed on a first end face, a second opening 52 having a large opening area and a third opening 53 having the larger opening area than that of the opening 52 are disposed on a second end face. Regarding a package 50, its upper frame 50a has the first opening 51 and the second opening 52, and also has a bent inner lead 54 situated therein. A first end of the inner lead 54 forms an exposed terminal 54a of the inner lead from a step situated between the first opening 51 and second opening 52. A second terminal 54b of inner lead 54 bent and extended downward from inside of the upper frame 50a is sealed between a lower frame 50b and the upper frame 50a, and the end of the terminal 54b is connected in the package to a junction point of an inner lead terminal 54c exposed from a step between the second opening 52 and third opening 53 with an outer lead 55 which is bent outside of the package 50.

The manufacturing method shown in Fig. 8 is, first, as same as the Embodiment 1, the epoxy resin mixed with inorganic filler is injected into a mold where the lead frame comprising the inner lead 54 made of phosphor bronze, etc. and the outer lead 55 is disposed, and is inmolded at a high temperature. Then the package50 is taken out from the mold. A frame body of the lead frame is cut away, and the outer lead 55 is bent toward the inlet 26, thereby forming the package 50. The bump 29 is formed on the electrode pad 28 of the CCD chip 27, whose back side is held by a mounting jig(not shown), and the CCD chip 27 is inserted into the package 50. Then, the bump 29 is press-fitted and connected to the inner lead terminal 54a which is disposed at a first step situated on the upper frame of the package 50.

10

15

20

25

During this press-fit operation, a position signal is feedbacked from an optical position adjusting device(not shown) disposed in front of the CCD chip 27 to the mounting jig, thereby an orientation of the CCD chip 27 is finely adjusted and the CCD chip 27 is positioned at the back side of the step of the package 50. At the same time, ultra-violet hardening adhesive 30 is injected in a specified quantity from a dispenser which is situated beside a press-fit jig to glue four sides of the CCD chip 27 to the package 50, and finally, the CCD chip 27 is accurately mounted to the package 50.

Then, the peripheral circuit elements 43 are also inserted into the lower frame 50b of package 50 from the third opening 53, and the electrode pad 44 of peripheral circuit elements 43 are connected via the bump 29 by press-fit to the second inner lead terminal 54c which is exposed from the step between the second opening 52 and third opening 53. At the same time, ultra-violet hardening adhesive 30 is injected in a specified quantity from a dispenser which is situated beside a press-fit jig to glue four sides of the peripheral circuit elements 43 to the package 50, and finally, the peripheral circuit elements 43 are accurately mounted to the package 50.

Thus, according to Embodiment 7, the CCD chip 27 and peripheral circuit elements 43 are disposed in multilayerd or vertical structure within the package 50, and the driving circuit can be incorporated into the solid-state image sensing apparatus, thereby reducing an area occupied by parts mounted on the substrate. As a result, a high density mounting into a small size video camera can be realized.

A protection panel 56, made of transparent material such as glass, is shown in Fig. 8. The protection panel 56 protects the inside of solid-state

10

15

20

25

image sensing apparatus; however, whether using of this protection panel 56 or not does not change the functions as well as effects of the present invention described in the above embodiments.

In Embodiment 5 through Embodiment 7, the tip of inner lead can be slightly protruded from the opening toward inside of package, as described in Embodiment 3. Thus, the optical positioning and bonding with the bump can be completed with ease thanks to the elasticity of the inner lead tip. Further, in the above Embodiments 1 and 2, the case is described that the bump 29 is disposed on the electrode pad 28 of CCD chip 27; however, the bump 29 can be disposed at the tip of inner lead 22 and connected with the electrode pad 47 of CCD module 46.

In Embodiment 5 through Embodiment 7, the electrode pad 47of CCD module 46 can be connected to the inner lead terminal via, instead of the bump 29, the anisotropic conductor which has only vertical conductivity, as described in Embodiment 4.

Industrial Applicability

According to the above solid-state image sensing apparatus and the manufacturing method thereof of the present invention, the invention relates to the solid-state image sensing apparatus comprising a through hole therein, the lead frame comprising the inner and outer leads which are sealed in the package, and the CCD chip as well as peripheral circuit elements mounted in the package, and also relates to the manufacturing method of the same. The package has the openings on both end faces, and the areas of the openings differ with each other. The CCD chip is inserted from the larger opening into

the package, thereby sealing the through hole. Since the electrode pads of CCD chip and that of the peripheral circuit elements are connected to the inner leads via the anisotropic conductor, a number of manufacturing processes can be greatly reduced. Further, the mounting jig of CCD chip is disposed behind the CCD chip and the CCD chip is optically positioned from the front, thus highly accurate positioning can be achieved. As a result, the solid-state image sensing apparatus, which enables a video camera to reproduce vivid colors as well as fine pictures, can be manufactured at a low cost.

10

15

25

What is claimed is:

1. A solid-state image sensing apparatus comprising:

(a) a package having a through hole therein, openings on both end faces thereof, and different opening areas of said openings,

- (b) a lead frame comprising the inner and outer leads, said lead frame being sealed in said package which has a through hole, and
- (c) a solid-state image sensing element (CCD chip) mounted in said package by being inserted from an inlet of said opening which has a wider area, and thereby sealing said through hole.

X. A solid-state image sensing apparatus comprising

- (a) a package having a through hole therein, openings on both end faces thereof,
- (b) a lead frame comprising the inner and outer leads, said lead frame being sealed in said package which has a through hole, and
- (c) a solid-state image sensing element (CCD chip) mounted in said package, said CCD chip having an electrode pad which is connected via said inner lead to said opening of which area is smaller than an entire area of said CCD chip.
- 3. The solid-state image sensing apparatus of Claim 2wherein the electrode pad of the CCD chip is connected via the bump to the inner lead.
 - 4. The solid-state image sensing apparatus of Claim 2 wherein the electrode pad of the CCD chip is connected to the inner lead via an anisotropic conductor having only vertical conductivity.
 - 5. The solid-state image sensing apparatus of Claim 2 wherein a tip of the inner lead to which the electrode pad of the CCD chip is connected

10

15

20

25

is protruded from around the opening.

- 6. A solid-state image sensing apparatus comprising:
- (a) a package having a through hole therein, openings on both end faces thereof, and different opening areas of said openings,
- (b) a lead frame comprising the inner and outer leads, said lead frame being sealed in said package which has a through hole,
- (c) a substrate on which a CCD chip and a peripheral circuit element are mounted being inserted into the package from a wider opening thereof, and
- (d) an electrode pad of said substrate being connected to said inner lead exposed from around a smaller opening of said package.
 - 7. A solid-state image sensing apparatus comprising:
- (a) a package having a through hole therein, openings on both end faces thereof, and different opening areas of said openings,
- (b) a lead frame comprising the inner and outer leads, said lead frame being sealed in said package which has a through hole,
- (c) a semiconductor substrate on which, except a place a CCD chip is formed, a peripheral circuit element is disposed, said substrate being inserted into a plastic package, which has a plurality of openings having different opening areas, from a wider opening of said package, and
- (d) an electrode pad of said semiconductor substrate being connected to the inner lead exposed from around a smaller opening of said package.
- 8. The solid state image sensing apparatus of Claim 6 or Claim 7, wherein a shading film covers an entire upper surface of said substrate except

10

20

25

- 9. The solid-state image sensing apparatus of Claim 6or Claim 7, wherein an electrode pad of the substrate is connected to the inner lead via a bump.
- 10. The solid-state image sensing apparatus of Claim 6 or Claim 7, wherein an electrode pad of the substrate is connected to the inner lead via an anisotropic conductor which has only vertical conductivity.
- 11. The solid-state image sensing apparatus of Claim 6 or Claim 7, wherein an electrode pad of the substrate is connected to the inner lead of which tip is protruded from around the opening of the package.
 - 12. A solid-state image sensing apparatus comprising:
- (a) a package having a through hole therein, openings on both end faces thereof, and different opening areas of said openings,
- (b) a lead frame comprising the inner and outer leads, said lead

 frame being sealed in said package which has a through hole, and
 - (c) a solid-state image sensing element (CCD chip) and a peripheral circuit element both mounted in said package, said CCD chip being connected to a first inner lead exposed from a first step situated to said package, and said peripheral circuit element being connected to a second inner lead exposed from a second step situated to said package.
 - 13. A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising inner and outer leads, said lead frame being sealed in said package, and a solid-state image sensing element (CCD chip) mounted in said package, said manufacturing method comprising the steps of:

10

15

- (a) insert said CCD chip into said through hole from a wider opening area of the package,
- (b) connect an electrode pad of the CCD chip inserted in the through hole to the inner lead via a bump or an anisotropic conductor, which has only vertical conductivity, to complete an optical positioning as well as electrical connection, and
 - (c) fix a back side of the CCD chip to the package with glue.
- 14. A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising the inner and outer leads, said lead frame being sealed in said package, and a solid-state image sensing element (CCD chip) as well as a peripheral circuit element mounted in said package, said manufacturing method comprising the steps of:
- (a) form said CCD chip and a group of wirings on a semiconductor substrate,
- (b) mount said peripheral circuit element on a surface except the preoccupied place by the CCD chip to connect with said group of wiring,
- (c) insert said substrate into the through hole from a wider opening of the package,
- (d) connect an electrode pad disposed on around the substrate to the inner lead via a bump or an anisotropic conductor, which has only vertical conductivity, to complete an optical positioning and electrical connection, and
 - (e) fix a back side of the substrate on which the CCD chip and the peripheral circuit element are mounted to the package with glue.

10

15

- 15. A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising the inner and outer leads, said lead frame being sealed in said package, and a solid-state image sensing element (CCD chip) as well as a peripheral circuit element mounted in said package, said manufacturing method comprising steps of:
- (a) mount said CCD chip and said peripheral circuit element on a substrate where a group of wirings is disposed in order to connect the CCD chip and the peripheral circuit to the group of wirings,
- (b) insert the substrate into the through hole from a wider opening of the package,
- (c) connect an electrode pad disposed on a periphery of the substrate to the inner lead via a bump or an anisotropic conductor, which has only vertical conductivity, to complete an optical positioning and electrical connection, and
- (d) fix a back side of the substrate where said CCD chip and said peripheral circuit element are mounted to the package with glue.
- 16. A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising the inner and outer leads, said lead frame being sealed in the package, and a solid-state image sensing element (CCD chip) as well as a peripheral circuit element mounted in said package, said manufacturing method comprising steps of:
- (a) insert said CCD chip into the through hole from a wider opening of the package,

10

- (b) connect an electrode pad of the CCD chip to a first inner lead via a bump or an anisotropic conductor, which has only vertical conductivity, to complete an optical positioning and electrical connection,
 - (c) fix a back side of the CCD chip to the package with glue,
- (d) insert the peripheral circuit element into the through hole from the wider opening of the package,
- (e) connect an electrode pad of the peripheral circuit element to a second inner lead via a bump or an anisotropic conductor, which has only vertical conductivity, to complete an electrical connection, and
- (f) fix a back side of the peripheral circuit element to the package with glue.

Cold as

7/8

List of Reference Symbols/in the Drawings

- 21. package
- 22. inner lead
- 22a. tip of inner lead
- 5 23. outer lead
 - 24. lead frame
 - 25. opening
 - 26. inlet
 - 27. CCD chip (solid-state image sensing element)
- 10 28. electrode pad
 - 29. bump
 - 30. ultraviolet hardening adhesive
 - 31. anisotropic conductor
 - 41. CCD chip
- 15 42. substrate
 - 43. periphera/circuit element
 - 44. electrod pad
 - 45. electrode pad of a group of wiring
 - 46. CCD module
- 20 47. electrode pad
 - 47a. metal wire
 - 48. / shading film
 - 49. glass substrate
 - 50. package
- 25 / 50a. upper frame

10

15

20

25

13.

14,

concave part

conductive paste

```
50b. lower frame
51. first opening
52.
     second opening
     third opening
53.
     inner lead terminal
54.
54a. first terminal of inner lead
54b. another terminal of inner lead
54c. second terminal of inner lead-
    outer lead
55.
     protection panel
     ceramic package
  1.
      metallized/conductor
  2.
      concave part
  3.
      CCD chip
      conductive adhesive
      electrode pad
  6.
      metal wire
      lead terminal
      inner lead
      outer lead
 10.
 11. lead frame
       plastic package
  12.
```

P13943

Docket No. 43890/225

COMBINED DECLARATION/POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled <u>SOLID-STATE IMAGE SENSING APPARATUS AND MANUFACTURING METHOD THEREOF</u>, the specification of which

(check one) ___ is attached hereto.

was filed on July 30, 1996 as United States
Application No. or PCT International Patent
Application Number PCT/JP96/02142 and was amended on

(if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreig	Application	(s) _.
--------------	-------------	------------------

Priority Claimed

7-197365 (Number)	Japan (Country)	02/ August /1995 (Day/Month/Year Filed)	<u>_x</u> _	Yes	No
(Number)	(Country)	(Day/Month/Year Filed)		Yes	ио
(Number)	(Country)	(Day/Month/Year Filed)		Yes	No

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

PCT/JP96/02142 (Appln. Serial No.)	July 30, 1996 (Filing Date)	Pending (Status-patented, pending, a	abandoned)
(Appln. Serial No.)	(filing Date)	(Status-patented, pending,	abandoned)

P13943

I hereby appoint as my attorneys, with full power of substitution and revocation, to prosecute the patent application identified above and to transact all business in the U.S. Patent and Trademark Office connected therewith: Raphael V. Lupo (Reg. No. 28, 363); Jack Q. Lever, Jr. (Reg. No. 28, 149); Kenneth L. Cage (Reg. No. 26, 151); Stanislaus Aksman (Reg. No. 28, 562); Michael E. Fogarty (Reg. No. 36, 139); Brian E. Ferguson (Reg. No. 36, 801); Robert W. Zelnick (Reg. No. 36, 976); Edward E. Kubasiewicz (Reg. No. 30, 020); Paul Devinsky (Reg. No. 28, 553); and Wilhlem F. Gadiano (Reg. No. 37, 136). (Reg.

Please address all correspondence and telephone calls to:

Kenneth L. Cage, Esq.
MCDERMOTT, WILL & EMERY
1850 K STREET, N.W., SUITE 4:
WASHINGTON, D.C. 20006-2296
Telephone: 202-778-8300

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the

and that all statements made on information true; and further that these statements were willful false statements and the like so may imprisonment, or both, under Section 1001 of Code and that such willful false statements application or any patent issued thereon.

Full name of sole or first inventor Noshild Sent Residence* 3-30-702, Yumiqaoka cho, Tenno Post Office Address Same as above

Full name of second inventor Sumio TERAKAN Residence* 1-20-C403, Minamikasuqaoka, It Post Office Address Same as above

Full name of third inventor Riichi TSUJII Inventor's signature Residence* 35-23, Teradashoudou, Jouyou-spost Office Address Same as above Full name of sole or first inventor Moshikazu SANO Residence* 3-30-702, Yumigaoka cho, Tennoji-ku, Osaka-shi, Osaka 543 Japan X Pull name of second inventor <u>Sumio TERAKAWA</u> Inventor's signature Sunio Terakawa Date June 6, 1997.
Residence* 1-20-C403, Minamikasugaoka, Ibaraki-shi, Osaka, 567 Japan J/X
Post Office Address Same as above Citizenship Japanese Inventor's signature Eich Touju Date June Residence* 35-23. Teradashoudou, Jouyou-shi, Kyoto, 610-01 Japan Post Office Address Same as above Citizenshi Date June 6, 1997 Citizenship Full name of fourth inventor Magaii ASAUMI June 6, 1997 Inventor's signature Maraic Acaumi Date Residence* 111-1017, Sanintsukiso-cho, Ukyo-ku, Kyoto-shi Post Office Address Same as above Ci Date Kyoto, 615 Japan J GOV Full name of fifth inventor Yoshikazu CHATANI Inventor's signature Residence 8. Misas

ature Yoshikatu Chatani Date June 6, 1997

Misasaqikamoto-cho, Yamashina-ku, Koyto-shi, Kyoto, 607 Japan Water Same as above Citizenship Japanese Residence 8, Misasaqikamoto-cho Post Office Address Same as above * City and State, or City and Country for foreign inventors

1/8

Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7





Fig.8



;;

Fig.9





Fig.10




			prodket Namber.
FARETNEYS E	MOXINICAMETE EDETERAMENACTION MARINICAMETE EDETERAMENACTION		
Service Service	MAIMS ASSEIDED LYCHUL		Capalina and Ass
HOR	(Capana 2 NUMBERRINSE) S. Induvisiers of	resources and the control of the con	OR SIMAGE NATION OF THE STATE O
		Patrice - page of the first	
BASIC FEE		1010,0101	oja 77/3000.
INDEPENDENT CHAMS			op
MULTIPLE DEPENDENT C	Hears. Pamer: Green		3E 2880= 1 480°
	is less than zero enten or ingolemn		ρ μ (#260≐
		Form Line	of Chotal 1941
	iMS(AS/AMENIDEE) (PARKE) Lingus	ums) SULLIAMUN.	OTHER THAN OF SMALL ENTITY
6	AMERICA CONTRACTOR		
	BIBLE PROPERTY SA	SENIO DE SACENTA DE LA COMPANSIONE DEL COMPANSIONE DE LA COMPANSIO	ADDI- RATE TIONAL FEE
Total * /			
Hindependent *	Winds 200		GA X\$22±
A BIRST PRESENT	MON OF MULTIPLE DESCRIPTION OF A LANGE.		OR **80=
		TO THE PERSON OF	018 442604
A STATE OF THE PARTY OF THE PAR	AND DESCRIPTION OF A PARTIES AND ADMINISTRATION OF SHARE THE PROPERTY AND ADMINISTRATION AND ADMINISTRATION OF THE PROPERTY AND ADMINISTRATION ADMINISTRATION AND ADMINISTRATION AND ADMINISTRATION ADMINISTRATION ADMINISTRATION ADMINISTRATION AND ADMINISTRATION ADMINISTRAT	den di Populari da 1	Ole valoign des
Man and a second	Allusi Alionic duques des	프로프라스 열리의 음료로 그리가 된 요즘 얼마 없다는 살이 되면	Aeel
	in in the second of the second	TORK TO PROTECT OF THE PROPERTY OF	FIATIE TILONYALL
AMENDAMENT	Englished S		9/5 A XX\$222=
Independent	Marie Jacobski (1977)		ØR ×30⊜
SE GESTERESENTA	WISNESSEEN COMMENTS OF THE WISNESSEEN OF THE COMMENT OF THE COMMENTS OF THE CO		GR -2602
		And the state of t	
	AMESTE . FIRESPEN		
	AMINIST WILLIAM STATES		FATE TIONAL
Protest and the second			FEE .
Total	Winus of State Control		OR 3/3/22=
AMB Independent *	Minus		OB ×80=
FIRST PRESENTA	TION OF MULTIPLE DEPENDED INCLASMO.		9R 4260=
If the "Highest Number Pro	esc man bolantyan Calumn Elvinssa. Mauly Paldinor (Naris SPACE Islas, man Pollin Mauly Paldinor (Naris SPACE Islas) - Republication Mauly Paldinor (Sola) brindependants in Shin are		OR ADDIT REE
enskipedmitik keartoist en I	Nonal a Sale and with the interest of the state of the sale of the		omo de propinsión de la como de l

FORM PTO-875 (Rev. 10/96)

U.S. Government Friffit Citie

"Pain and tradition of the U.S. DEPARTMENT OF COMMERCE

Form PTO 1130 (REV 2/94)			and the second s	ing the state of t	F	PAC	E D	ATA	A EN	TRY	COL	ING	SH	IEET		U.S.	DEPA P	RTME	ENT O and Tr	F CO	MMER ark Of	1		EXAN EXAI			_) C)		DA		7-	8	77	7
					ΓΙΟΝ			:R		ander Control Samuel and American	TY	PE	in an inchesion and an annual and an annual and an annual an annual an annual an annual an annual an annual an	МО	FI	LING	DA'	YE	AR		SPEC			Δ	GRO	TINL				LAS	<u> </u>		SHI	EETS		
		08	/ 8	309	98	4	5							1	b	i	6	9	7		6		- Control of the Cont	2	6	0	2		3	4	8			1_	8	
			TO CL	TAL AIMS	6				NDE NIMS		EN	IALL TITY	•	F	ILIN 5	G FE	E Ø		FORI			4	3	A-	170F	RNE	/ DO	CKE	T NU	MBE	R					
															C	ONT	INUI	TY [ATAC	4												D 4 F	>~ * I T	EU 11	N/C	
CONT ST					T AP								DCT	APP	LICA	TIO	i eei	DIAI	AII IA	#DEI				•	PA		NT PA		NT		•••		RENT DAT	ſΕ	YEA	D
CODE	JODE		T	SERI	IAL I	NOM	DEN	1		Р	С	Т	/	AFF	LICA	1101	4 SE	NIAL /	IVOI	IDEI	1					140) IVI DE	EN .			MC	HTMC	104	1	TEA	<u> </u>
			\dashv		1					P	C	T	1	<u> </u>		-		1																		
										Р	С	Т	1					1																		-
					1					Р	С	Т	1					1																		
										Р	С	Т	1				M	- /-																		
		antinophilipan and a second											F	PCT/I	OR	EIGN	I AP	PLIC	CATI	ON I	DAT	A													AND CONTRACTOR OF THE PARTY OF	
	F	FOREI PRIOR CLAIM	ΙΤΥ		C		NTR DDE	Υ				D.C	T/E/	OREI	ĆN A	IDDI	IC A T	ואחוי	CED	! A 1 - P	ATT I RATE	DED						FIL	ORE	DATI		,				
	,	Y				on a prompte del demande de managente constituen de constituent de	P	X		The second secon	7	-•	/	9			S C	-T	JEN		A O IVII	JEN					MON		DA		YEAF	<u>1</u>	,			





UNITED STATES DEPARTMENT OF COMMERCE fice

Patent and Trademark

Address: ASSISTANT COMN

ONER FOR PATENTS

#2

Box PCT

Washington, D.C. 20231

FIRST NAMED APPLICANT ATTY. DOCKET NO. U.S. APPLICATION NO. 43890/225 SANO 08/809,845 INTERNATIONAL APPLICATION NO. 5611 PCT/JP96/02142 EDWARD E. KUBASIEWICZ 1.A. FILING DATE PRIORITY DATE MCDERMOTT, WILL & EMERY 1850 K STREET NW SUITE 450 07/30/96 08/02/95 WASHINGTON DC 20006 05/19/97 NOTIFICATION OF MISSING REQUIREMENTS UNDER 35 U.S.C. 371 IN THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) 1. The following items have been submitted by the applicant or the IB to the United States Patent and Trademark Office as a Designated Office (37 CFR 1.494), an Elected Office (37 CFR 1.495): U.S. Basic National Fee. Copy of the international application in: a non-English language.
English. Translation of the international application into English. Oath or Declaration of inventors(s) for DO/EO/US. Copy of Article 19 amendments. Translation of Article 19 amendments into English. The International Preliminary Examination Report in English and its Annexes, if any. Translation of Annexes to the International Preliminary Examination Report into English. Preliminary amendment(s) filed Information Disclosure Statement(s) filed_ Assignment document. Power of Attorney and/or Change of Address. Substitute specification filed Verified Statement Claiming Small Entity Status. Copy of the International Search Report and copies of the references cited therein. Other: '2. The following items MUST be furnished within the period set forth below in order to complete the requirements for acceptance under 35 U.S.C. 371: a. Translation of the application into English. Note a processing fee will be required if submitted later than the appropriate 20 or 30 months from the priority date. The current translation is defective for the reasons indicated on the attached Notice of Defective Translation. b. Processing fee for providing the translation of the application and/or the Annexes later that the appropriate 20 or 30 months from the priority date (37 CFR 1.492(f)). C. Oath or declaration of the inventors, in compliance with 37 CFR 1.497(a) and (b), identifying the application by the International application number and international filing date. The current oath or declaration does not comply with 37 CFR 1.497(a) and (b) for the reasons indicated on the attached PCT/DO/EO/917. d. Surcharge for providing the oath or declaration later that the appropriate 20 or 30 months from the priority date (37 CFR 1.492(e)).

3. Additional claim fees of \$ 282 as a plarge entity small entity, including any required multiple dependent claim fee, are required. Applicant must submit the additional claim fees or cancel the additional claims for which fees are due. See attached PTO-875. ALL OF THE ITEMS SET FORTH IN 2(a)-2(d) AND 3 ABOVE MUST BE SUBMITTED WITHIN ONE MONTH FROM THE DATE OF THIS NOTICE OR BY 21 OR 31 MONTHS FROM THE PRIORITY DATE FOR THE APPLICATION, WHICHEVER IS LATER. FAILURE TO PROPERLY RESPOND WILL RESULT IN ABANDONMENT. The time period set above may be extended by filing a petition and fee for extension of time under the provisions of 37 CFR 1.136(a). 4. Translation of the Annexes MUST be submitted no later that the time period set above or the annexes will be cancelled. Note processing fee will be required if submitted later than 30 months from the priority date. 5. The Article 19 amendments are cancelled since a translation was not provided by the appropriate 20 (37 CFR 1.494(d)) or 30 (37 CFR 1.495(d)) months from the priority date. Applicant is reminded that any communication to the United States Patent and Trademark Office must be mailed to the address given in the heading and include the U.S. application no. shown above. (37 CFR 1.5) A copy of this notice MUST be returned with this response. Enclosed: PCT/DO/EO/917 Faralege specialist

Telephone: (733) 305-3656

1/DO/EO/905 (September 1996)

FORM PE

Rec'd PCT/PTO 16 JUN 1997.

ATTORNEY DOCKET NO. 43890/225
PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Yoshikazu SANO et al.

Yoshikazu SANO et al.

Based on PCT/JP96/022142

Filed: July 30, 1996

Serial No.: 08/809,845

Filed: April 1, 1997

For: SOLID-STATE IMAGE SENSING
APPARATUS AND MANUFACTURING

Attention:

PCT Division

Priority Date:
August 2, 1995

RESPONSE TO NOTICE TO FILE MISSING REQUIREMENTS UNDER 35 U.S.C. 371

Honorable Assistant Commissioner for Patents
Washington, D.C. 20231

METHOD THEREOF

Sir:

In response to the NOTICE TO FILE REQUIREMENTS UNDER 35 U.S.C. 371 dated May 19, 1997 (copy attached), enclosed are:

- 1. Combined Declaration/Power of Attorney executed by the inventors: Yoshikazu SANO, Sumio TERAKAWA, Eiichi TSUJII, Masaii ASAUMI, and Yoshikazu CHATANI.
- 2. Recordation Form Cover Sheet submitting an Assignment executed by the inventors: Yoshikazu SANO, Sumio TERAKAWA, Eiichi TSUJII, Masaii ASAUMI, and Yoshikazu CHATANI, along with an Assignment Recordal Fee of \$40.00.

08/04/1997 WCLAYBRG 00000638 BAN:130203 08809845

Payment of the Surcharge set forth in 37 C.F.R. § 1.16(e) in the amount of \$130.00.

With respect to paragraph No. 3 of the Notice, in a conversation with Paulette Kidwell, paralegal specialist, of the PCT division of the U.S. Patent and Trademark Office, she indicated that the surcharge outlined in this paragraph should be disregarded. Therefore, no surcharge fee is submitted.

Please charge Deposit Account No. 13-0203 in the amount of \$170.00 to cover the above-mentioned fees. The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No. 13-0203. A duplicate copy of this Response is enclosed for accounting purposes.

Applicants believe that no extension of time is required. However, this conditional petition is being made to provide for the possibility that Applicant has inadvertently overlooked the need for a petition for extension of time.

Respectfully submitted,

McDERMOTT, WILL & EMERY

Date:

<u>June 16, 1997</u>

Edward E. Kubasiewicz Registration No. 30,020

1850 K Street, N.W., Suite 450 Washington, D.C. 20006-2296 Telephone: 202-778-8300 Facsimile: 202-778-8335



UNITED STATES DESARTMENT OF COMMERCE

Patent and Tradem fice Address: ASSISTANT CO.

ONER FOR PATENTS

Box PCT

Washington, D.C. 20231

	"Anio"			
U.S. APPLICATION NO.	· · · · · · · · · · · · · · · · · · ·	FIRST NAME	D'ARPLICANT, TE LLIA ATTY	DOCKET NO.
08/809,845	SANO		 	7,2000,000
	DAITO		INTERNATIONAL APPLICA	43890/225
1			1	10/10
		5611	PCT/JP9	96/02142
EDWARD E. KUBASII				
MCDERMOTT, WILL 8 1850 K STREET NW	& EMERY		I.A. FILING DATE	PRIORITY DATE
SUITE 450			07.400.404	
WASHINGTON DC 200	206		07/30/96	08/02/9
monimoron bo bot			DATE MAILED	5/19/97
NOTIFICATION OF MISSING	C RECUIREMENT	TC IMIDET)/ 13/ 3/
STATES DES	SIGNATED/ELEC	TED OFFI		ONLYED
1. The following items have been subm	nitted by the applicant of	the IR to the	e United States Potent and Time	d
Office as a Designated Office	(37 CFR 1.494).	. me ib to ai	e office States Faterit and Trac	Jenial K
an Elected Office (3				
U.S. Basic National Fee.			RECEIVED	
Copy of the international applica				
☐ a non-English langu.☐ English.	age.		MAY 2 0 1997	
Translation of the international a	polication into English		"AI Z U 199/	
Oath or Declaration of inventors	s) for DO/EO/US		McDEDAGE	
Copy of Article 19 amendments.	(1) (1) 5 0 (50)		McDermott, Will & Emer	Y
Translation of Article 19 amendm	nents into English.			•
The International Preliminary Exa	amination Report in Eng	glish and its A	Annexes, if any.	
Translation of Annexes to the Interest	ernational Preliminary E	Examination F	Report into English.	
Preliminary amendment(s) filed	(-) (5) ·	and		
☐ Information Disclosure Statements ☐ Assignment document.	(s) filed	and .	·	
Power of Attorney and/or Change	of Add			
Substitute specification filed	of Address.			
Serified Statement Claiming Smal	Il Entity Status	- ·		
Priority Document.				
Copy of the International Search F	Report and copies of	f the reference	es cited therein.	
, [] Other:				
2. The following items MUST be furnish	hed within the period se	t forth below	in order to complete the requi-	rements for
55 0.5.C. 3/1,				
a. Translation of the application in later than the appropriate 20 or	30 months from the pri	cessing fee w	ill be required if submitted	
The current translation is	defective for the reason	ority date.	on the attached Notice of Defec	
ransialion.				live
b. Processing fee for providing the	e translation of the appli	ication and/or	the Annexes later that the	
/ appropriate 20 or 30 months fro	om the priority data (27)	CED 1 400/6	D/	
by the International application	itors, in compliance with	h 37 CFR 1.4	197(a) and (b), identifying the a	application
of the international application	number and internations	al filino date	1.497(a) and (b) for the reason	
on the attached PC 1/150/	'EO/91 /			ns indicated
d. Surcharge for providing the oat	h or declaration later the	at the appropr	riate 20 or 30 months from the	
Additional claim fees of \$ 285	as a 🕅 large entity [small enti	ty, including any required mult	inle
Transfer state icc, are required. Applic	all musi supmit the add	litional claim	fees or cancel the additional cl.	aims for
which fees are due. See attached PTO-875	5.	•		
LL OF THE ITEMS SET FORTH IN :	2(0) 2(4) AND 2 ARAY	(C) Acricon no		
	CHEVER IS LATER.	FAILURE	TO PROPERLY RESPOND	UTY UTY
ESULT IN ABANDONMENT.			- 0 111012101 10231 0111	WILL
ne time period sot shows!				
he time period set above may be extended FR 1.136(a).	by filing a petition and	fee for exter	nsion of time under the provision	ons of 37
1.130(a).			•	
Translation of the Annexes MUST be an				
Translation of the Annexes MUST be suncelled. Note processing fee will be requi	domitted no later that the	e time period	set above or the annexes will t	эе
The Article 19 amendments are cancel 494(d)) or 30 (37 CFR 1.495(d)) months	from the priority date	vas not provid	ded by the appropriate 20 (37 (CFR
•				
oplicant is reminded that any communication dress given in the heading and include the	on to the United States	Patent and Tr	radamark Office	
dress given in the heading and include the	U.S. application no. sl	hown above i	(37 CFR 1.5)	I to the
				•
A copy of this notice pct/do/e0/917 DNG	MUST he ro	turnod	with this manner	. ^
closed: PCT/DO/EO/917 No	otice of Defective Trans	lation Fill	oto Kidus ESHAAS	··/, //)
PTO-875	Trans	CIVALON	iel Specialist P. P.	zawev
RM PC (/DO/EO/905 (September 1996)	7	elenhone 178	161 245 CIUII 21	
,	•		=· ··· · · · · · · · · ·	

ATTORNEY DOCKET NO. 43890/225 PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Y. SANO et al.

Serial No.: 08/809,845 DEC

Filed: April 1, 199

For: SOLID-STATE IMAG

APPARATUS AND MANUFACTURING

METHOD THEREOF

Group Art Unit: 2604

Examiner: Unassigned

RECEIVED

DEC 1 9 1997

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

GROUP 2500

Honorable Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

To further comply with the duty of disclosure under 37 C.F.R. §§ 1.56 and 1.98, Applicants wish to bring to the attention of the U.S. Patent and Trademark Office ("Patent Office") abstracts for each of the references submitted to the Patent Office of April 1, 1997 and listed on the enclosed Form PTO-1449. Copies of the listed abstracts are enclosed.

The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No. 13-0203. A duplicate copy of this communication is enclosed for accounting purposes.

Respectfully submitted,

McDERMOTT, WILL & EMERY

Date: December By:

Edward E. Kubasiewicz Registration No. 30,020

600 13th Street, N.W.

20005-3096

Washington, D.C. 20005 Telephone: 202-756-8000 Facsimile: 202-756-8087

ATTORNEY DOCKET NO. 43890/225 PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Y. SANO et al. Group Art Unit: 2602 Serial No.: 08/809,845 Examiner: Unassigned Filed: April 1, 1997 SOLID-STATE IMAGE SENSING RECEIVED APPARATUS AND MANUFACTURING METHOD THEREOF DEU 1 9 1997

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT UP 2500

Honorable Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

To further comply with the duty of disclosure under 37 C.F.R. §§ 1.56 and 1.98, Applicants wish to bring to the attention of the U.S. Patent and Trademark Office ("Patent Office") abstracts for each of the references submitted to the Patent Office of April 1, 1997 and listed on the enclosed Form PTO-1449. Copies of the listed abstracts are enclosed.

The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No. 13-0203. A duplicate copy of this communication is enclosed for accounting purposes.

By:

Respectfully submitted,

McDERMOTT, WILL & EMERY

Date: December 15, 1997

> Edward E. Kubasiewicz Registration No. 30,020

600 13th Street, N.W.

20005-3096

Washington, D.C. 20005 Telephone: 202-756-8000 Facsimile: 202-756-8087

Sheet of

Form PTO-144 (MW&E Ver. R	REV. 7-9 ORMAT	PATENT & TRADE		ATTY DOCKET NO. 43890-225		APPLICATION NO. 08/809,845				
	(Use s	several sheets if necessary)		APPLICANT Y. SANO et al.		<u> </u>				
				FILING DATE April 1, 1997		GROUP 2814				
			U.S. PA	TENT DOCUMENTS		<u> </u>				
EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE			
					RECE	VED				
	+			-	NOV 1					
	\angle			G	Rug	1998				
			FOREIGN F	PATENT DOCUMENTS						
	T -			Albin, bossing.		*	TRANSLATION			
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS				
72		63-274162	11-11-88	JAPAN						
	1 -	OTHER DOCUME	ENTS (Including	g Author, Title, Date, Pertinent	Pages, etc.)					
	-									
						· · · · · · · · · · · · · · · · · · ·				
	-									
	:									
EXAMINER	1	ym I HY			1	ONSIDERED)			
Examiner:	In fo	ritial if citation considered, whormance and not considered.	nether or not cital Include copy o	ation is in conformance with M.P.I f this form with next communicati	E.P. 609; Drav on to applicar	w line through	citation if not in con-			

MCDERMOTT

DATE & TIME RECV'D IN OFFICE SERVICES

McDermott, Will & Emery 600 13th Street, N.W. Washington, D.C. 20005-3096

FACSIMILE TRANSMITTAL FORM

RECEIVED

MAR 3 0 1998

	OUR FACSIMILE NUMBER IS: 202-756-8087 OUR CONFIRMATION NUMBER IS: 202-756-8090
DATE: <u>3/26</u>	NO. OF PAGES (INCLUDING COVER SHEET):
TO: <u>Ms. Ka</u>	thy Kirik, OIPE -
COMPANY: <u>U</u>	J.S. Patent Office CLIENT NUMBER: 43889/534
	FACSIMILE NUMBER: 703-308-3840
SENDING PAR	RTY: Dexter Forbes DIRECT PHONE: 202-756-8383
	TIMEKEEPER ID: 3343
CONFIRMATIC	ON REQUIRED: YES NOXX
IF YES, CON	FIRMATION TELEPHONE NUMBER:
COMMENTS:	Serial No.: 08/809,845
COMMENTS:	Serial No.: 08/809,845
	Serial No.: 08/809,845
PLEASE NOTE: This facaimile of any problems regressing the conternal content conte	Serial No.: 08/809,845 riginates from the Washington office of McDermott, Will & Emery. If there are arding the reception of the number of pages listed above, please call our at the following number: 202-778-8330 (M-F 8:00 a.m. to 8:00 p.m.), or the the above listed number.
PLEASE NOTE: This facsimile of any problems regressimile center sending party at the Information Personal USE OF COMMUNICATION, A THE INTENDED RECHERBY NOTIFIED DISSEMINATION, D COMMUNICATION IN	riginates from the Washington office of McDermott, Will & Emery. If there are arding the reception of the number of pages listed above, please call our at the following number: 202-778-8330 (M-F 8:00 a.m. to 8:00 p.m.), or the
PLEASE NOTE: This facaimile of any problems regfaces in the center sending party at the Information personal use of communication, at the intended rectangle in the communication of the communication	xiginates from the Washington office of McDermott, Will & Emery. If there are arding the reception of the number of pages listed above, please call our at the following number: 202-778-8330 (M-F 8:00 a.m. to 8:00 p.m.), or the the above listed number. CONTAINED IN THIS FAX MESSAGE AND ANY ATTACHMENTS HERETO IS INTENDED ONLY FOR THE DESIGNATED RECIPIENT(S) NAMED ABOVE. THIS MESSAGE MAY BE AN ATTORNEY-CLIENT ND AS SUCH, IS PRIVILEGED AND CONFIDENTIAL. IF THE READER OF THIS MESSAGE IS NOTIFIED OR AN AGENT RESPONSIBLE FOR DELIVERY TO THE INTENDED RECIPIENT, YOU ARE THAT YOU HAVE RECEIVED THIS DOCUMENT IN ERROR, AND THAT ANY REVIEW. ESTRIBUTION, OR COPYING OF THIS MESSAGE IS PROHIBITED. IF YOU HAVE RECEIVED THE ERROR, PLEASE NOTIFY US IMMEDIATELY BY TELEPHONE AND RETURN THE ORIGINAL MESSAGE.

03/26/98 15:51 7202 756 8087	MCDERMOTT	Ø 002
Applicant: SANO; ++ Cl.	Docket No	Use (15)
Maintenance Fee for	ignments/Security Agreement P 2500	
CLO2 Descrip.: THE PATENT AND TRADEMARK DEPICE DATE STAMPED HEREON IS ACKNOWLEDGEMENT	it that the items, chigged above, were received by the PTO on the Date Stamp	PED.

ATTORNEY DOCKET NO. 43890/225
PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	•
Yoshikazu SANO et al.)
•) Attention:
Based on PCT/JP96/022142 Filed: July 30, 1996) APPLICATIONS BRANCH))
Serial No.: 08/809,845)
Filed: April 1, 1997)
For: SOLID-STATE IMAGE SENSING APPARATUS AND MANUFACTURING METHOD THEREOF)))

SECOND REQUEST FOR CORRECTED FILING RECEIPT

Honorable Assistant Commissioner for Patents Washington, D. C. 20231

Sir:

This is a second Request to correct the Official Filing
Receipt in the above-identified application. Applicants filed a
similar Request on August 19, 1997 requesting that the Official
Filing Receipt be corrected to reflect the correct name of fourth
inventor listed on the Official Filing Receipt.

Applicants, subsequently, received a "corrected" filing receipt; however, the requested correction was not effectuated. Therefore, Applicants again request that the Official Filing Receipt be corrected to reflect the correct name of the fourth inventor, as is shown on the attached photocopy of the "corrected" filing receipt on which the errors have been noted in red.

- [X] PTO ERROR Because the error was made by the Patent and Trademark Office, it is believed that no fee is due.
- [] APPLICANT'S ERROR In accordance with the provisions of 37

 C.F.R. 1.19(h), our Check No. ______ in the amount of

 Twenty Five Dollars (\$____) is attached.

Please grant any extension of time deemed necessary. Please charge any deficient fees, or credit any overpayment of fees, to Deposit Account No. 13-0203. A duplicate copy of this communication is enclosed.

Respectfully submitted,

McDermott, Will & Emery

Date: <u>August 25, 1997</u>

Edward E. VKubasiewicz-Registration No. 30,020

1850 K Street, N.W., Suite 450 Washington, D.C. 20006-2296 Telephone: 202-778-8300

Telephone: 202-778-8300 Facsimile: 202-778-8335 \43690\225\OFFCORR2.DOC 03/26/98 15:51 **3**202 756 8087

MCDERMOTT

Ø 005

ECEIVED

716 2 2 7997

PTO-103X (Rev. 8-95) MCDERMOTT, WILL & EMERY

FILING RECEIPT CORRECTED



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office ASSISTANT SECRETARY AND COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NUMBER FILING DATE	GRP ART UNIT	FIL FEE REC'D	ATTORNEY DOCKET NO.	DRWGS	TOT CL	IND CL
08/809,845 06/16/97			43890/225	6	16	9

KENNETH L CAGE MCDERMOTT WILL & EMERY 1850 K STREET NW SUITE 450 WASHINGTON DC 20006-2296

Receipt is acknowledged of this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Se sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an arror is noted on this Filing Receipt, please write to the Application Processing Division's Customer Correction Branch within 10 days of receipt. Please provide a copy of the Filing Receipt with the changes noted thereon.

Applicant(s)

YOSHIKAZU SANO, OSAKA, JAPAN; SUMIO TERAKAWA, OSAKA, JAPAN; EIICHI TSUJII, KYOTO, JAPAN; MASALI ASAUMI, KYOTO, JAPAN; YOSHIKAZU CHATANI, KYOTO, JAPAN. MASALI

CONTINUING DATA AS CLAIMED BY APPLICANT- MASA THIS APPLN IS A 371 OF PCT/JP96/02142 07/30/96 MASAJI

FOREIGN/PCT APPLICATIONS-JAPAN

7-197365

08/02/95

TITLE

SOLID-STATE IMAGE SENSING APPARATUS AND MANUFACTURING METHOD THEREOF

PRELIMINARY CLASS: 348



UNITED STATA DEPARTMENT OF COMMERCE Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

APPLICATION NO.	FILING DATE	AT	TORNEY DOCKET NO.		
08/809,845	06/16/97	7 SANO		Y	43890/225
_		MM4.4.70700	\neg	EX	AMINER
KENNETH L	CASE	MM11/0720		NGO, N	
	WILL & EMER	RΥ		ART UNIT	PAPER NUMBER
1850 K STF SUITE 450		2204		2814	7
WASHINGTU	4 DC 20006-1	2276		DATE MAILED:	07/20/98

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

	I A - all -	I Anglianda)
Office Action Summary	Application No.	Applicant(s)
	Examiner Ngm 1	Group Art Unit
The MAILING DATE of this communication appe	ears on the cover sheet b	peneath the correspondence address
Period for Response		
A SHORTENED STATUTORY PERIOD FOR RESPONSE IS MAILING DATE OF THIS COMMUNICATION.	SET TO EXPIRE H	MONTH(S) FROM THE
 Extensions of time may be available under the provisions of 37 CFf from the mailing date of this communication. If the period for response specified above is less than thirty (30) day If NO period for response is specified above, such period shall, by a Failure to respond within the set or extended period for response w 	ys, a response within the statut default, expire SIX (6) MONTHS	ory minimum of thirty (30) days will be considered timely. 6 from the mailing date of this communication
Statuş [,]		
Responsive to communication(s) filed on	26-98	
☐ This action is FINAL .		
 Since this application is in condition for allowance exce accordance with the practice under Ex parte Quayle, 19 		
Disposition of Claims		
Claim(s)		is/are pending in the application.
Of the above claim(s)		is/are withdrawn from consideration.
☐ Çlaim(s)		is/are allowed.
Claim(s)		
Claim(s)		
Claim(s)		•
Application Papers		requirement.
See the attached Notice of Draftsperson's Patent Draw	ing Raview PTO-948	
The proposed drawing correction, filed on	=	□ disapproved.
The drawing(s) filed on is/are objective.	, ,	
The specification is objected to by the Examiner.	·	
The oath or declaration is objected to by the Examiner.		
Priority under 35 U.S.C. § 119 (a)-(d)		
 □ Acknowledgment is made of a claim for foreign priority □ All □ Some* □ None of the CERTIFIED copies of received. 	- , ,	• •
received in Application No. (Series Code/Serial Num		
received in this national stage application from the Ir	·	
*Certified copies not received:		•
Attachment(s)	N T	ALL STORY
Information Disclosure Statement(s), PTO-1449, Paper		nterview Summary, PTO-413
Notice of References Cited, PTO-892		Notice of Informal Patent Application, PTO-152
☑ Notice of Draftsperson's Patent Drawing Review, PTO-	3 48 □ (Other
Offi	ce Action Summary	

U. S. Patent and Trademark Office PTO-326 (Rev. 3-97)

*U.S. GPO: 1997-417-381/62710

Part of Paper No.

Page 2

Art Unit: 2814

The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Figures 9 and 10 must be designated by a legend such as -- Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g).

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-6, 13, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takashi et al(JP-07-45803, cited by Applicants).

Takashi discloses in figures 1 and 2 a solid state image sensing apparatus comprising a package(4) having through hole and different opening areas, a lead frame(5), and a chip(6). It would have been obvious to one of ordinary skill in the art to form the sensing elements and the peripheral circuit elements on the same chip to provide a compact device.

Claims 7-12, 14, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Takashi et al as applied to claims 1-6, 13, and 15 above, and further in view of Nicewarner. Jr.

Nicewarner discloses in figures 1 and 2 a through-hole package having a stack of circuit chips of different circuit elements formed in the same package. It would have been obvious to one Serial Number: 08/809,845

Art Unit: 2814

of ordinary skill in the art to use the teachings of Takashi and Nicewarner to form different circuit

elements such as sensing elements and peripheral circuits in the same package.

The other references are cited to show other structures pertinent to Applicants' disclosure.

Any inquiry concerning this communication should be directed to Examiner Ngan Ngo at

telephone number (703) 308-4938. The fax phone number for the Art unit is (703) 308-7722.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 308-0956.

Nom I Hy.

Page 3

PRIMARY EXAMINER GROUP 2500

Ngan Ngo

July 15, 1998



NOTICE OF DRAFTSPERSON'S PATENT DRAWING REVIEW

PLO Enablements review all originally filed drawings regardless of whether they are designated as formal or informal. Additionally, patent Examinate will review the drawings for compliance with the regulations. Direct telephone inquiries concerning this review to the Onlyving Review Branch, 703-305-8404.

1107	
The drawings filed (insert date) are	View and enlarged view not labled separatly or properly.
	Fig(s)
A not objected to by the Draftsperson under 37 CFR 1.84 or 1.152 as 1	Sectional views. 37 CFR 1.84 (h) 3
B. Shiperted to by the Draftsperson under 37 CFR 1.84 or 1.152 as	Hatching not indicated for sectional portions of an object.
indicated below. The fixaminer will require submission of new, corrected	Fig(s)
drawings when necessary. Corrected drawings must be submitted	Cross section not drawn same as view with parts in cross section
according to the instructions on the back of this Notice.	with regularly spaced parallel oblique strokes. Fig(s)
1. DRAWINGS, 37 CFR 1.84(a): Acceptable categories of drawings:	8. ARRANGEMENT OF VIEWS, 37 CFR 1.84(i)
Black ink. Color.	Words do not appear on a horizontal, left-to-right fashion when
Not black solid fines. Fig(s)	page is either upright or turned so that the top becomes the right
Color drawings are not acceptable until petition is granted.	side, except for graphs. Fig(s)
Vig(s)	9 SCALE, 37 CFR 1.84(k)
2. PHOTOGRAPHS, 37 CVR 1.84(b)	Scale not large enough to show mechanism with crowding
Photographs are not acceptable until petition is granted.	when drawing is reduced in size to two-thirds in reproduction.
Fig(s)	
Photographs not properly mounted (must use brystol board or	Fig(s)Indication such as "actual size" or scale 1/2" not permitted.
photographic double-weight paper). Fig(s)	
Poor quality (half-tone). Fig(s)	Fig(s)
v Graphic forms, 37 CFR 1.84 (d)	10. CHARACTER OF LINES, NUMBERS, & LETTERS. 37 CFR
Chemical or mathematical formula not labeled as separate figure.	, 1-84(l)
Fig(s)	lines, numbers & letters not uniformly thick and well defined,
Group of waveforms not presented as a single figure, using	clean, durable, and black (except for color drawings).
common vertical axis with time extending along horizontal axis.	Fig(s) $ ($
Fig(s)	11. SHADING. 37 CFR 1.84(m)
Individuals waveform not identified with a separate letter	Solid black shading areas not permitted.
designation adjacent to the vertical axis. Fig(s)	Fig(s)
GENERALION SURGER TO THE VEHICLE DATA. TIERS)	Shade lines, pale, rough and blurred. Fig(s)
4. TYPE OF PAPER. 37 CFR 1.84(c) Paper not flexible, strong, white, smooth, nonshiny, and durable.	
	12. NUMBERS, LETTERS, & REFERENCE CHARACTERS. 37 CER
Sheet(s)	1.84(p)
and folds copy machine marks not accepted. Fig(s)	Numbers and reference characters not plain and legible. 37 CFR
and tolds copy machine marks not accepted. (1865)	1.84(p)(i) Fig(s)
Mylar, velom paper is not acceptable (too thin). Fig(s)	Numbers and reference characters not oriented in same direction
5. SIZE OF PAPER. 37 CFR 1.84(f): Acceptable sizes:	as the view. 37 CFR 1.84(p)(l) Fig(s)
21.6 cm. by 35.6 cm. (8 1/2 by 14 inches)	English alphabet not used. 37 CFR 1.84(p)(2)
21.6 cm. by 33.1 cm. (8 1/2 by 13 inches)	Fig(s)
21.6 cm. by 27.9 cm. (8 1/2 by 11 inches)	Numbers, letters, and reference characters do not measure at least
21 0 cm by 29.7 cm (DIN size A4)	.32 cm. (1/8 inch) in height. 37 CFR(p)(3)
All drawing sheets not the same size. Sheet(s)	Fig(s)
Drawing sheet not an acceptable size. Sheet(s)	13. LEAD LINES. 37 CFR 1.84(q)
6 MARGINS, 37 CFR 1.84(g): Acceptable margins:	Lead lines cross each other. Fig(s)
Paper size	Lead lines missing. Fig(s)
The state of the s	14. NUMBERING OF SHEETS OF DRAWINGS. 37 (FR 1.840)
21.6 cm × 38.6 cm, 21.6 cm × 33.1 cm, 21.6 cm, x 27.9 cm, 21.0 cm, x 29.7 cm, (8.62 × 14 inches) (8.72 × 13 inches) (8.62 × 11 inches) (DIN Size A4)	14. NUMBERING OF SHEETS OF DRAWINGS. 37 CPR 1.04(1) Sheets not numbered consecutively, and in Arabic numerals.
1. 5.1 cm. (2") 2.5 cm. (1") 2.5 cm. (1") 2.5 cm.	begins with surbant. Shoot(a)
1, .64 cm. (1/4") .64 cm. (1/4") .64 cm. (1/4") 2.5 cm.	beginning with number 1. Sheet(s)
R .64 cm. (1/4") .64 cm. (1/4") .64 cm. (1/4") 1.5 cm.	15. NUMBER OF VIEWS. 37 CFR 1.84(u)
B .64 cm (4/4") .64 cm. (4/4") .64 cm. (1/4") 1.0 cm.	Views not numbered consecutively, and in Arabic numerals,
I was the state of	beginning with number 1. Fig(s)
Magins do not conform to chart above.	View numbers not preceded by the abbreviation Fig.
Sheef(s)	Fig(s)
	16. CORRECTIONS. 37:CFR 1.84(w)
7. VIEWS 37 CFR L84(b)	Corrections not made from prior PTO-948.
REMINDER: Specification may require revision to correspond to	Fig(s)
drawing changes.	17. DESIGN DRAWING. 37 CFR 1.152
Ail views not grouped together. Fig(s)	17. DESIGN DRAWING. 37 CFR 1.132 Surface shading shown not appropriate. Fig(s).
Views connected by projection lines or lead lines.	Surface shading shown not appropriate. Pages. Solid black shading not used for color contrast.
Fig(s)	
Partial views, 37 CFR 1.84(b) 2	Fig(s)
A ACCO PROPERTY OF THE STATE OF	
COMMENTS:	

ATTORNEY DOCKET NO. 43890-225

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Yoshikazu SANO et al.

Serial No.: 08/809,845

Filed: June 16, 1997

For: SOLID-STATE IMAGE SENSING

APPARATUS AND MANUFACTURING

METHOD THEREOF

Group Art Unit: 2814

Examiner: N. NGO

AMENDMENT UNDER 37 C.F.R. § 1.115

Honorable Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

In response to the Office Action dated July 20, 1998, having a shortened statutory period for response set to expire on October 20, 1998, a two month extension of time up to and including December 20, 1998 being filed concurrently herewith, please amend the above-identified application as follows:

IN THE DRAWINGS:

Please amend Figs. 9 and 10 to include the legend "Prior Art" as shown on the marked up copies thereof, which are enclosed herewith.

IN THE CLAIMS:

TE CLAIMS:

Please cancel claim 2, add new claim 17 and amend claims 1 and 3-16 as follows:

1. (Amended) A solid-state image sensing apparatus

comprising:

- [(a)] a package having a through hole therein, openings
 on both end faces thereof, and different opening areas of said
 openings,
- [(b)] a lead frame comprising [the] inner <u>leads</u> and outer leads, said lead frame being sealed in said package [which has a through hole], and
- [(c)] a solid-state image sensing <u>device</u> [element (CCD chip)] mounted in said package by being inserted from an inlet of said opening which has a wider area, and thereby sealing said through hole, <u>said solid-state image sensing device being secured to said package via an adhesive</u>.
- 3. (Amended) The solid-state image sensing apparatus of Claim [2] 2. wherein each of the electrode pads [pad of the CCD chip] is connected [via the bump] to the inner lead via a bump.
- 4. (Amended) The solid-state image sensing apparatus of Claim [2] wherein each of the electrode pads [pad of the CCD chip] is connected to the inner lead via an anisotropic conductor having only vertical conductivity.
- 5. (Amended) The solid-state image sensing apparatus of Claim [2] wherein a tip of the inner lead to which the electrode pad [of the CCD chip] is connected [is protruded from around the opening] extends beyond said ledge.

- 6. (Amended) A solid-state image sensing apparatus comprising:
- [(a)] a package having a through hole therein, openings on both end faces thereof, and different opening areas of said openings,
- [(b)] a lead frame comprising [the] inner <u>leads</u> and outer leads, said lead frame being sealed in said package [which has a through hole],
- [(c)] a substrate on which a [CCD chip] solid-state image sensing device and a peripheral circuit [element] chip are mounted being inserted into the package from a wider opening thereof, and
- [(d)] an electrode pad of said substrate being connected to said inner lead exposed from around a smaller opening of said package.

said substrate being secured to said package via an adhesive.

- 7. (Amended) A solid-state image sensing apparatus comprising:
- [(a)] a package having a through hole therein, openings on both end faces thereof, and different opening areas of said openings,
- [(b)] a lead frame comprising [the] inner <u>leads</u> and outer leads, said lead frame being sealed in said package [which has a through hole],
 - [(c)] a semiconductor substrate [on which, except a]

Par

having a solid-state image sensing device [place a CCD chip is formed,] and a peripheral circuit chip [element is] disposed on an upper surface thereof, said semiconductor substrate being inserted into a plastic package[,] via the larger of two [which has a plurality of] openings [having different opening areas, from a wider opening of] formed in said package, and

[(d)] an electrode pad of said semiconductor substrate being connected to the inner lead exposed from around [a] the smaller opening of said package,

said semiconductor substrate being secured to said package

- 8. (Amended) The solid state image sensing apparatus of Claim 6 or Claim 7, wherein a shading film covers an entire upper surface of said substrate except an upper surface of the [CCD chip] solid-state image sensing device.
- 9. (Amended) The solid-state image sensing apparatus of Claim 6 or Claim 7, wherein an electrode pad [of] formed on the substrate is connected to the inner lead via a bump.
- 10. (Amended) The solid-state image sensing apparatus of Claim 6 or Claim 7, wherein an electrode pad [of] formed on the substrate is connected to the inner lead via an anisotropic conductor which has only vertical conductivity.
 - 11. (Amended) The solid-state image sensing apparatus of

a sala

Claim 6 or Claim 7, wherein an electrode pad [of] <u>formed on</u> the substrate is connected to the inner lead <u>at an outer portion of said lead</u>, <u>said outer portion of said lead extending into the openings</u> [of which tip is protruded from around the opening] of the package.

- 12. (Amended) A solid-state image sensing apparatus comprising:
- [(a)] a package having a through hole therein, openings
 on both end faces thereof, and different opening areas of said
 openings,
- [(b)] a lead frame comprising [the] inner <u>leads</u> and outer leads, said lead frame being sealed in said package [which has a through hole], and
- [(c)] a solid-state image sensing [element (CCD chip)] device and a peripheral circuit chip [element] both mounted in said package, said [CCD chip] solid-state image sensing device being connected to a first inner lead exposed [from] beneath a first step surface [situated to] formed in said package, said solid-state image sensing device being secured to said package via an adhesive, and said peripheral circuit [element] chip being connected to a second inner lead exposed [from] beneath a second step surface [situated to] formed in said package, said peripheral circuit chip being secured to said package via an adhesive.
 - 13. (Amended) A manufacturing method of a solid-state image

sensing apparatus comprising a package having a through hole therein, a lead frame comprising inner <u>leads</u> and outer leads, said lead frame being sealed in said package, and a solid-state image sensing [element (CCD chip)] <u>device</u> mounted in said package, said manufacturing method comprising the steps of:

- [(a)] [insert] inserting said [CCD chip] solid-state
 image sensing device into said through hole [from a wider opening
 area of the package],
- [(b)] [connect] connecting an electrode pad of the [CCD chip] solid-state image sensing device inserted in the through hole to the inner lead via a bump or an anisotropic conductor[, which has] having only vertical conductivity, [to complete an] while simultaneously adjusting the optical positioning of said solid-state image sensing device [as well as electrical connection], and
- [(c)] [fix a back side of the] <u>securing said solid-</u>
 <u>state image sensing device</u> [CCD chip] to the package with [glue]
 <u>an adhesive</u>.
- 14. (Amended) A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising [the] inner <u>leads</u> and outer leads, said lead frame being sealed in said package, and a solid-state image sensing [element (CCD chip)] <u>device</u> as well as a peripheral circuit [element] <u>chip</u> mounted in said package, said manufacturing method comprising the steps of:
 - [(a) form] forming said [CCD chip] solid-state image

and the second

sensing device and a group of wirings on a semiconductor
substrate,

[(b) mount] mounting said peripheral circuit [element] chip on [a surface except the preoccupied place by the CCD chip] solid-state image sensing device to connect with said group of wiring said semiconductor surface,

[(c) insert] inserting said semiconductor substrate
into the through hole [from a wider opening of the package],

- [(d) connect] connecting an electrode pad disposed on [around] the <u>semiconductor</u> substrate to the inner lead via a bump or an anisotropic conductor[, which has] <u>having</u> only vertical conductivity, [to complete an] <u>while simultaneously adjusting the</u> optical positioning <u>of said solid-state image sensing device</u> [and electrical connection], and
- [(e)] [fix a back side of] <u>securing</u> the <u>semiconductor</u> substrate on which the [CCD chip] <u>solid-state image sensing</u> <u>device</u> and the peripheral circuit [element] <u>chip</u> are mounted to the package [with glue] <u>via an adhesive</u>.
- 15. (Amended) A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising [the] inner leads and outer leads, said lead frame being sealed in said package, and a solid-state image sensing [element (CCD chip)] device as well as a peripheral circuit [element] chip mounted in said package, said manufacturing method comprising steps of:
 - [(a) mount] mounting said [CCD chip] solid-state image

3/15/19 A

H

d sale

substrate where a group of wirings is disposed in order to connect the [CCD chip] solid-state image sensing device and the peripheral circuit chip to the group of wirings,

- [(b) insert] inserting the semiconductor substrate into the through hole [from a wider opening of the package],

 [(c) connect] connecting an electrode pad disposed on a periphery of the substrate to the inner lead via a bump or an anisotropic conductor[, which has] having only vertical conductivity, [to complete an] while simultaneously adjusting the optical positioning [and electrical connection] of the solid-state image sensing device, and
- [(d) fix a back side of] securing the semiconductor substrate [where] on which said [CCD chip] solid-state image sensing device and said peripheral circuit [element] chip are mounted to the package [with glue] via an adhesive.
- 16. (Amended) A manufacturing method of a solid-state image sensing apparatus comprising a package having a through hole therein, a lead frame comprising [the] inner <u>leads</u> and outer leads, said lead frame being sealed in the package, and a solid-state image sensing [element (CCD chip)] <u>device</u> as well as a peripheral circuit [element] <u>chip</u> mounted in said package, said manufacturing method comprising steps of:
- [(a) insert] <u>inserting</u> said [CCD chip] <u>solid-state</u>

 <u>image sensing device</u> into the through hole [from a wider opening of the package],

- [(b) connect] connecting an electrode pad of the [CCD chip] solid-state image sensing device to a first inner lead via a bump or an anisotropic conductor[, which has] having only vertical conductivity, [to complete an] while simultaneously adjusting the optical positioning [and electrical connection] of the solid-state image sensing device, said first inner lead being disposed beneath a first step surface formed in said package,
- [(c) fix a back side of] securing the [CCD chip] solid-state image sensing device to the package [with glue] via an adhesive,
- [(d) insert] inserting the peripheral circuit [element]
 chip into the through hole [from the wider opening of the
 package],
- [(e) connect] connecting an electrode pad of the peripheral circuit [element] chip to a second inner lead via a bump or an anisotropic conductor[, which has] having only vertical conductivity, to complete an electrical connection, said second inner lead being disposed beneath a second step surface formed in said package, and
- [(f) fix a back side of] securing the peripheral circuit [element] chip to the package [with glue] via an adhesive.

Please add new claim 17 as follows:

A solid-state image apparatus comprising:

a package comprising a main body having a through hole therein, said main body having a top surface and a bottom

prof

surface, said package further comprising a ledge formed on said main body so as to extend inwardly toward the center of said through hole, said ledge comprising an upper surface and a lower surface;

a lead frame comprising inner leads and outer leads, said lead frame being sealed in said package such that said inner leads extend inwardly from said main body so as to be adjacent said lower surface of said ledge; and

a solid-state image sensing device having an upper surface and a lower surface and a plurality of electrode pads disposed on said upper surface, each of said plurality of electrode pads coupled to one of said inner leads;

said solid-state image sensing device being secured to said main body of said package via an adhesive.--

REMARKS

I. <u>Introduction</u>

In response to the Office Action, Applicants have amended Figs. 9 and 10 to include the legend "Prior Art." In addition, claims 1, 3-7 and 9-16 have been amended to clearly distinguish the present invention over the cited art. Claim 2, which is now cancelled, has been rewritten as new claim 17. No new matter has been added. In addition, in an effort to utilize consistent terms throughout the claims, the phases "solid-state imaging element" and "CCD chip" and been amended to "solid-state imaging

device. Further, the phase "peripheral circuit element" has be changed to "peripheral circuit chip.

In addition, Applicants wish to verify that the Examiner has received the Supplemental Information Disclosure Statement (IDS) filed on December 15, 1997. An acknowledgement of review of the IDS by initialing and returning the PTO-1449 form is respectfully requested.

II. The Rejection Of Claims 1-6, 13 And 15 Under 35 U.S.C. § 103, As Being Unpatentable Over Takashi et al. Is Overcome By Applicants' Amendments To The Claims

Claims 1-6, 13 and 15 were rejected under 35 U.S.C. § 103 as being unpatentable over Takashi et al. (JP 07-45803). For the following reasons Applicants respectfully submit that the rejection is overcome by Applicants' amendments to the claims.

A. The Prior Art Cited By The Examiner Does Not Disclose Or Suggest Applicants' Novel Design As Recited By The Pending Claims

As set forth in the pending claims, the present invention discloses an apparatus which allows for the accurate positioning and mounting of a CCD chip (i.e., solid-state image sensing device). The image sensing apparatus of the present invention comprises a package to which a CCD chip is mounted. The package has leads sealed therein, which are coupled to the CCD chip. The package also has a through hole which allows an optical positioning adjusting device to view the CCD chip during the mounting process so that the CCD chip can be properly positioned.

The CCD chip further comprises electrodes which are coupled to the inner portion of the leads sealed in the package. The electrodes, which are bumps, are pressed into contact with the leads during the mounting process and allow for adjustment of the position of the CCD chip. When the CCD chip is positioned in the desired location, an adhesive is utilized to secure the CCD chip to inner sidewalls of the package, thereby securing the CCD chip in the proper location. It is noted that all of the independent claims have been amended to recite that the CCD chip or the substrate holding the chip are secured to the package via an adhesive.

Moreover, amended claim 5 recites that the inner lead extends beyond the ledge formed in the package. This advantageously makes the lead more flexible, which facilitates the optical positioning of the CCD chip as well as the coupling between the lead and the bump electrode (see, page 10, lines 2-7).

Clearly, Takashi fails to disclose or suggest the present invention as recited by the amended claims. Most importantly, Takashi does not disclose the use of an adhesive for securing the CCD chip to the package. Takashi appears to simply disclose that the CCD chip is coupled to the leads via bumps 7, which can be accomplished, for example, by a reflow solder process. However, by utilizing such a bonding process to couple the CCD chip to the leads, the precise position of the chip cannot be controlled to the accuracy the present invention provides. Thus, it is clear that Takashi fails to disclose the present invention. Moreover,

as Takashi neither discusses nor addresses the need for precise placement of the CCD chip, it is clear that the present invention is not obvious in view of Takashi.

For the same reasons, Applicants respectfully submit that new claim 17 is patentable over Takashi.

III. The Rejection Of Claims 7-12, 14 And 16 Under 35 U.S.C. § 103, As Being Unpatentable Over Takashi et al. In View Of Nicewarner Is Overcome By Applicants' Amendments To The Claims

Claims 7-12, 14 and 16 were rejected under 35 U.S.C. § 103 as being unpatentable over Takashi et al. (JP 07-45803) in view of Nicewarner (USP No. 5,327,325). For the following reasons Applicants respectfully submit that the rejection is overcome by Applicants' amendments to the claims.

For the reasons set forth above, it is clear that Takashi fails to disclose or suggest the present invention. Nicewarner does not cure the deficiencies of Takashi.

Nicewarner relates to a flip-chip bonding method utilized to position a plurality of chips with a given package. As with Takashi, Nicewarner utilizes a reflow solder process to couple the electrode bumps on the chips to one another and wire bond connections to couple the chips to leads.

More importantly, however, is that contrary to the assertion in the pending rejection, Nicewarner does not provide a through hole. Referring to Figs. 1 and 3 of Nicewarner, Nicewarner discloses a package have a center portion (highlighted in red on the enclosed copy of Fig. 1) that extends across the entire

package. Thus, Nicewarner does not have a through hole.

As such, it is clear that Nicewarner cannot be combined with Takashi to render the present invention obvious. The apparatus of the present invention requires that the CCD chip be mounted through the bottom opening of the package so as to allow the optical positioning adjusting device to view the surface of the CCD chip through the top opening during the mounting process. Clearly, this cannot be done in Nicewarner, because Nicewarner has no through hole. As such, it is respectfully submitted that Nicewarner teaches away from the present invention. For essentially the same reasons, Nicewarner is also incompatible with the device of Takashi.

The Court of Appeals for the Federal Circuit repeatedly has ruled that there must be some teaching or suggestion supporting the combination used in making the rejection. For example, <u>In re</u> Newell, 891 F.2d 899, 901 (Fed. Cir. 1989), the court held "[i]n deciding that a novel combination would have been obvious, there must be supporting teaching in the prior art." In Northern Telecom, Inc. v. Datapoint Corp., 908 F.2d 931, 934 (Fed. Cir. 1990), in finding obviousness, the court held "[i]t is insufficient that the prior art disclosed the components of the patented device, either separately or used in other combination; there must be some teaching suggestion, or incentive to make the combination made by the inventor." Finally, in <u>In re Mills</u>, 916 F.2d 680, 682 (Fed. Cir. 1990), the court held that although a prior art device "may be capable of being modified to run the way [the patent Applicants'] apparatus is claimed, there must be a

suggestion or motivation in the reference to do so" in order to establish obviousness.

Clearly, neither Takashi nor Nicewarner provide the necessary teaching to substantiate an obviousness rejection of the amended claims.

For all of the foregoing reasons, Applicants respectfully submit the present invention as recited by the amended claims is patentable over the combination of Takashi and Nicewarner.

IV. Summary

Having fully and completely responded to the Office Action, Applicants respectfully submit that the claims are in condition for allowance, an indication of which is respectfully solicited.

Respectfully submitted, MCDERMOTT, WILL & EMERY

Date: 12/21/98 By:

Michael E

Registration No. 36 130

600 13th Street, N.W., Suite 1200 Washington, D.C. 20005-3096 Telephone: (202) 756-8000

Telephone: (202) 756-8000 Facsimile: (202) 756-8087

\43890\225\AMDMAF.DOC

Why July Si

Fig.9 PRIOR ART





Fig.10 PRIOR ART





PATENT ATTORNEY DOCKET NO. 43890-225

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application	of:	Yoshikazu	Sano	et	al.
-------------------	-----	-----------	------	----	-----

Serial No.: 08/809,845

Group Art Unit: 2814

Filed: June 16, 1997

Examiner: N. NGO

For: SOLID-STATE IMAGE SENSING APPARATUS AND

MANUFACTURING METHOD THEREOF

AMENDMENT TRANSMITTAL

Honorable Commissioner of Patents and Trademarks, Washington, D.C. 20231

Sir:

1. \underline{X} Transmitted herewith is an amendment for the above-identified application.

STATUS

- 2. X Applicant is ___ is small entity verified statement: ___ attached ___ already filed.
 - X other than a small entity.

EXTENSION OF TIME

- 3. The proceedings herein are for a patent application and the provisions of 37 C.F.R. §1.136 apply.
 - (a) \underline{X} Applicant petitions for an extension of time for the total number of months checked below:

EXTENSION (months)	FEE FOR SMALL ENTITY	FEE FOR OTHER THAN SMALL ENTITY
one month X two months three months four months	\$ 55.00 190.00 435.00 680.00	\$ 110.00 380.00 870.00 1,360.00

Fee \$380.00

If an additional extension of time is required, please consider this a petition therefor.

 An extensi	ion for	_ months	has	alread	ly beer	n sec	ured	and	the	fee
paid there	efor of	_ is ded	ucted	from	the to	otal	fee o	due f	or t	the
total mont	hs of exte	ension n	ow re	equeste	ed.					

Extension fee due with this Request \$_

Applicant believes that no extension of time is required.
However, this conditional petition is being made to provide for the possibility that Applicant has inadvertently overlooked the need for a petition for extension of time.

4. X The fee for claims has been calculated as shown below:

		Claims Remaining After Amendment	:	Highest Number Previously Paid For	:	Present Extra		ì	Ra	ıte				Additional Fee
Total	:		:		:		÷							100
<u>Claims</u>	:	16	:	20		0	•	v	Ġ	18.	٥٥	_		^
Independent	:		:		•	<u>`</u>	÷		Υ.	<u> </u>	00			
Claims	:	9	:	9	:	n	:	v	Ċ	78.	۸۸	_	:	0
Multiple Dep	en	dent Claims	(fi	rst presenta	it.	ion)				60.			•	
						_Total								0
				Reduct	ii	on by ½	s f	or					<u>:</u> -	
				small			-						:	- 0
				TOTAL	F	EE							:	0

(a) X No additional fee for claims is required.

-OR-

(b) ___ The total additional fee for claims required \$_

FEE PAYMENT

- 5. ___ Attached is a check in the amount of \$_.
 - X Charge Deposit Account No. 13-0203 the amount of \$380.00. A duplicate copy of this Transmittal is enclosed for accounting purposes.

FEE DEFICIENCY

Y If any additional extension and/or fee is required, this is the request therefor and to charge Deposit Account No. 13-0203.

AND/OR

_X If any additional fee for claims is required, charge Deposit Account No. 13-0203. A duplicate copy of this Transmittal is enclosed for accounting purposes.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

Date: 12/21/98

By:

Michael E. Fearty Registration No. 36,139

600 13th Street, N.W., Suite 1200 Washington, D.C. 20005-3096 (202) 756-8000



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

ATTORNEY DOCKET NO. FIRST NAMED APPLICANT APPLICATION NUMBER FILING DATE 00/809,845 08/16/97 SANO 43390/225 EXAMINER MM21/0111 HENNETH L CAGE MCDERMOTT WILL & EMERY PAPER NUMBER ART UNIT 1850 K STREET NW SUITE 450 2814 WASHINGTON DC 20008-2296 DATE MAILED: 01/11/99

This is a communication from the examiner in charge of your application. COMMISSIONER OF PATENTS AND TRADEMARKS
NOTICE OF ALLOWABILITY
All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance and Issue Fee Due or other appropriate communication will be mailed in due course.
This communication is responsive to the amendment filed 12-21-48
The allowed claim(s) is/are 1 and 3 to 17
The drawings filed on are acceptable.
Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d).
All Some* None of the CERTIFIED copies of the priority documents have been
received.
received in Application No. (Series Code/Serial Number)
☐ received in this national stage application from the International Bureau (PCT Rule 17.2(a)).
*Certified copies not received:
Acknowledgement is made of a claim for domestic priority under 35 U.S.C. § 119(e).
A SHORTENED STATUTORY PERIOD FOR RESPONSE to comply with the requirements noted below is set to EXPIRE THREE MONTHS FROM THE "DATE MAILED" of this Office action. Failure to timely comply will result in ABANDONMENT of this application. Extensions of time may be obtained under the provisions of 37 CFR 1.136(a).
Note the attached EXAMINER'S AMENDMENT or NOTICE OF INFORMAL APPLICATION, PTO-152, which discloses that the oath or declaration is deficient. A SUBSTITUTE OATH OR DECLARATION IS REQUIRED.
Applicant MUST submit NEW FORMAL DRAWINGS
because the originally filed drawings were declared by applicant to be informal.
including changes required by the Notice of Draftperson's Patent Drawing Review, PTO-948, attached hereto or to Paper No
including changes required by the proposed drawing correction filed on 12-21-59, which has been approved by the examiner.
including changes required by the attached Examiner's Amendment/Comment.
Identifying indicia such as the application number (see 37 CFR 1.84(c)) should be written on the reverse side of the drawings. The drawings should be filed as a separate paper with a transmittal letter addressed to the Official Draftperson.
Note the attached Examiner's comment regarding REQUIREMENT FOR THE DEPOSIT OF BIOLOGICAL MATERIAL.
Any response to this letter should include, in the upper right hand corner, the APPLICATION NUMBER (SERIES CODE/SERIAL NUMBER). If applicant has received a Notice of Allowance and Issue Fee Due, the ISSUE BATCH NUMBER and DATE of the NOTICE OF ALLOWANCE should also be included.
Attachment(s)
Notice of References Cited, PTO-892
Information Disclosure Statement(s), PTO-1449, Paper No(s).
☐ Notice of Draftsperson's Patent Drawing Review, PTO-948
Notice of Informal Patent Application, PTO-152
Interview Summary, PTO-413 Ngen Van Ngo Primary Examiner
Examiner's Amendment/Comment
Examiner's Comment Regarding Requirement for Deposit of Biological Material
Examiner's Statement of Reasons for Allowance
ex 801872

PTOL-37 (Rev. 10/95)



UNITED STATES L ARTMENT OF COMMERCE Patent and Tradem & Office

NOTICE OF ALLOWANCE AND ISSUE FEE DUE

MMSEZBELLE

Entropy, the cross of the extension of t

APPLICATION NO.	FILING DATE	TOTAL CLAIMS	EXAMINER AND GF	ROUP ART UNIT	DATE MAILED
antzanti and	06716797	9/6	Male, N	2814	03.73 3 750
First Named Applicant COMPSU		YQSF	IIKA7U		
TITLE OF	THAUT SEMET	NG APPAKAT	US AND MANUFACTU	RING METHOD THE	

ATTY'S DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN. TYPE	SMALL ENTITY	FEE DUS	DATE DUE
2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	28 3/27	72.000 N	nge unility	NO	\$1210.09	0 % (L) Z 1 %

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED.

THE ISSUE FEE MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED.</u>

HOW TO RESPOND TO THIS NOTICE:

- Review the SMALL ENTITY status shown above.
 If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:
 - A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or
 - B. If the status is the same, pay the FEE DUE shown above.
- If the SMALL ENTITY is shown as NO:
- A. Pay FEE DUE shown above, or
- B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.
- II. Part B-Issue Fee Transmittal should be completed and returned to the Patent and Trademark Office (PTO) with your ISSUE FEE. Even if the ISSUE FEE has already been paid by charge to deposit account, Part B Issue Fee Transmittal should be completed and returned. If you are charging the ISSUE FEE to your deposit account, section "4b" of Part B-Issue Fee Transmittal should be completed and an extra copy of the form should be submitted.
- III. All communications regarding this application must give application number and batch number.

 Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PATENT AND TRADEMARK OFFICE COPY



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

NOTICE OF ALLOWANCE AND ISSUE FEE DUE

MM21 Collin

APPLICATION NO.	FILING DATE	TOTAL CLAIMS	EXAMINER AND GROUP ART UNIT		DATE MAILED
an doxine	380 DE 100	the second	NGO, H		Maria de la companya del companya del companya de la companya de l
First Named Applicant	And the second	(34) Li	50 154(b) twrm ext. =	O Outs	184.4

TITLE OF INVENTION BELIEF STOTE ANAGE SENSIBE APPARATUS AND MANUFACTURING METHOD INCRESC

ATTY'S DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN. TYPE	SMALL ENTITY	FEE DUE	DATE DUE
Marie Barriera (1984)		gg. daa - r	rz, urilir	Y (40)	#1215 . GO	A de vina de la companya de la comp

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED.

THE ISSUE FEE MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS STATUTORY PERIOD CANNOT BE EXTENDED.</u>

HOW TO RESPOND TO THIS NOTICE:

- I. Review the SMALL ENTITY status shown above.
 If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:
 - A. If the status is changed, pay twice the amount of the FEE DUE shown above and notify the Patent and Trademark Office of the change in status, or
 - B. If the status is the same, pay the FEE DUE shown above.
- If the SMALL ENTITY is shown as NO:
- A. Pay FEE DUE shown above, or
- B. File verified statement of Small Entity Status before, or with, payment of 1/2 the FEE DUE shown above.
- II. Part B-Issue Fee Transmittal should be completed and returned to the Patent and Trademark Office (PTO) with your ISSUE FEE. Even if the ISSUE FEE has already been paid by charge to deposit account, Part B Issue Fee Transmittal should be completed and returned. If you are charging the ISSUE FEE to your deposit account, section "4b" of Part B-Issue Fee Transmittal should be completed and an extra copy of the form should be submitted.
- III. All communications regarding this application must give application number and batch number.

 Please direct all communications prior to issuance to Box ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

PATENT AND TRADEMARK OFFICE COPY

7540 417/99 94 ATTORNEY

#11 4

ATTORNEY DOCKET NO. 43890-225
PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Yoshikazu SANO et al.

Serial No.: 08/809,845

Filed: June 16, 1997

For: SOLID-STATE IMAGE

APPARATUS AND MANUFACTURING

METHOD THEREOF

Attn: BOX ISSUE FEE

Notice of Allowance dated: 1/11/99

BATCH NO.: N72

LETTER SUBMITTING FORMAL DRAWINGS
AFTER NOTICE OF ALLOWANCE

RECEIVED
Publishing Division

MAR 3 0 1999

Hon. Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

Pursuant to the Notice of Allowability mailed January 11, 1999 in which the U.S. Patent and Trademark Office required that formal corrected drawings be filed, it is respectfully requested that the six (6) sheets of formal drawings (Figs. 1-10) be entered in the subject application. These drawings are being submitted concurrently with the payment of the Issue Fee.

The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any

overpayment to Deposit Account No. 13-0203. A duplicate copy of this communication is enclosed for accounting purposes.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

Michael E Fogarty Registration No. 36,139

600 13th Street, N.W., Suite 1200 Washington, D.C. 20005-3096 Telephone: (202) 756-8000 Facsimile: (202) 756-8087

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9 PRIOR ART





FIG. 10 PRIOR ART



#12 KC

ATTORNEY DOCKET NO. 43890-225 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Yoshikazu SANO et al.

Serial No.: 08/809,845

Filed: June 16, 1997

SOLID-STATE IMAGE SENSING For:

APPARATUS AND MANUFACTURING

METHOD THEREOF

BOX ISSUE FEE Attn:

Notice of Allowance dated: 1/11/99

BATCH NO.: N72

REQUEST FOR CHANGE OF ADDRESS

RECEIVED Publishing Division MAR 3 0 1999

fire of a fire

Hon. Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

The undersigned attorney, being of record in the subject application with power of attorney, hereby requests that, for the above-identified application, all future correspondence, facsimiles and telephone calls be addressed to:

> McDermott, Will & Emery 600 13th Street, N.W., Suite 1200

Washington, D.C. 20005-3096 (202) 756-8000 Telephone: Facsimile: (202) 756-8087

Respectfully submitted,

MCDERMOTT, WILL & EMERY

By:


Michael E. Fogarty Registration No. 36,139

600 13th Street, N.W., Suite 1200

Washington, D.C. 20005-3096 Telephone: (202) 756-8000

Facsimile:

(202) 756-8087



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re	CPA Application of:)			
)			
Y. Sar	no et al.)	Group Art	Unit:	2814
)			
Serial	No.: 08/809,845)			
)~	Examiner:	N. NG	0
Filed	: April 1, 1997)			
)		PACI	HWHT
For:	SOLID-STATE IMAGE SENSING)		il the American Porce	Cases II Workshood and
	APPARATUS AND MANUFACTURING)		1,400 V	P 2198898
	METHOD THEREOF)	7		
				Carri	UP 2000

PETITION REQUESTING CONSIDERATION OF INFORMATION DISCLOSURE STATEMENT AND CERTIFICATION UNDER 37 C.F.R. § 1.97(e)(1) ACCOMPANYING INFORMATION DISCLOSURE STATEMENT

Hon. Assistant Commissioner for Patents Washington, D.C. 22031

Sir:

Applicants hereby petition for the consideration of the reference cited in the Information Disclosure Statement being filed concurrently herewith. As certified below, the reference came to the attention of the Applicants within the last three months, and before payment of the issue fee.

In accordance with the provisions of 37 C.F.R. §

1.97(e)(1), I hereby certify that, to the best of my knowledge

and belief, each item of information contained in the

Information Disclosure Statement being filed concurrently herewith was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of said Statement.


> Respectfully submitted, McDERMOTT, WILL & EMERY

By: Michael E. Fogarty
Registration No. 36,139

600 13th Street, N.W., Suite 1200

Washington, D.C. 20005 Telephone: 202-756-8000 Facsimile: 202-756-8087

\43890\225\SANOPET.001



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97(c)

Honorable Assistant Commissioner for Patents Washington, D.C. 20231

RECEIVED

NOV 1 2 1998

Sir:

GROUP 2100

In accordance with the duty of disclosure, Applicants bring to the attention of the U.S. Patent and Trademark Office a reference cited in a European Search Report, which issued in 06/04/1999 FJONES1 00000001 130203 th 06809945 propean Patent Application corresponding to 130.00 CH the above-identified application. The reference cited in the Report is:

Foreign Patent Publications

JP 63 274162A

An English abstract of the foregoing reference and a copy of the Report are enclosed herewith.

The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No. 13-0203. A duplicate copy of this communication is enclosed for accounting purposes.

> Respectfully submitted, McDERMOTT, WILL & EMERY

By:

Registration No. 36,139

600 13th Street, N.W. Washington, D.C. 20005 Telephone: 202-756-8000 Facsimile: 202-756-8087

\43890\225\SANOIDS.001



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

Primary Examiner

FIRST NAMED APPLICANT SERIAL NUMBER FILING DATE ATTORNEY DOCKET NO. 08/809,845 06/16/97 SANO EXAMINEH MM22/0624 PAPER NUMBER MCDERMOTT, WILL, & EMERY NGO, N SOO 13TH STREET, N.W. 15 SUITE 1200 DATE MAILED: WASHINGTON DC 20005-3096 2814 06/24/99 A. The petition filed _____ under 37 CFR 1.312(b) is granted. The paper has been forwarded to the examiner for consideration on the merits. IDS B. The amendment filed _ under 37 CFR 1.312 has been considered, and has been: 1. Dentered and vonsideral 2. entered as directed to matters of form not affecting the scope of the invention (0.3311). 3. \square disapproved. A report appears below. 4. \square entered in part. A report appears below. Report: Ngan Van Ngo

PLEASE FURNISH YOUR ZIP CODE IN ALL CORRESPONDENCE

08 809 845 FORM PTOL-271 (REV. 7/89)

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Cofc

Patent No.: 5,952,714

Issue Date: September 14, 1999

Inventors: Sano et al.

Title: SOLID-STATE IMAGE-SENSING APPARATUS AND MANUFACTURING METHOD

THEREOF

Docket No.: 43890-225

REQUEST FOR CERTIFICATE OF CORRECTION UNDER 37 C.F.R. § 1.322

Assistant Commissioner of Patents Washington, D. C. 20231

Sir:

JUL 5 2000
FOR THE DIRECTOR OF USPTO

In reviewing the above-identified patent, printing errors were discovered therein requiring correction in order to conform the Official Record in the application.

The errors noted are set forth on the two attached copies of form PTO-1050 Rev. 2-93.

As the changes requested herein occurred as a result of errors in the printing the Petters Patent caused by the USPTO, the Certificate should be issued without expense under Rule 322 of the Rules of Practice. Accordingly, the Applicant requests issuance of the Certificate of Correction.

While it is believed that no fee is necessary, please charge any shortage of fees due in connection with the filing of this paper to Deposit Account 13-0203.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

Date: 2/1/00

By:

Michael E. Fogarty
Registration No. 36,139

600 13th Street, N.W. Washington, D.C. 20005 Telephone: (202) 756-8000 Facsimile: (202) 756-8087

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent No.: 5,952,714

Issue Date: September 14, 1999

Inventors: Sano et al.

Title: SOLID-STATE IMAGE-SENSING APPARATUS AND MANUFACTURING METHOD

THEREOF

Docket No.: 43890-225

REQUEST FOR CERTIFICATE OF CORRECTION UNDER 37 C.F.R. § 1.322

Assistant Commissioner of Patents Washington, D. C. 20231

Sir:

In reviewing the above-identified patent, printing errors were discovered therein requiring correction in order to conform the Official Record in the application.

The errors noted are set forth on the two attached copies of form PTO-1050 Rev. 2-93.

As the changes requested herein occurred as a result of errors in the printing the Letters Patent caused by the USPTO, the Certificate should be issued without expense under Rule 322 of the Rules of Practice. Accordingly, the Applicant requests issuance of the Certificate of Correction.

While it is believed that no fee is necessary, please charge any shortage of fees due in connection with the filing of this paper to Deposit Account 13-0203.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

Date: 2 1/00

By:

Michael E. Fogarty
Registration No. 36,139

600 13th Street, N.W. Washington, D.C. 20005 Telephone: (202) 756-8000 Facsimile: (202) 756-8087

PART B-ISSUE FEE TRANSMITTAL

Comple

Applicant

વાંi this form, together with લે

∍ fees, to: **Box ISSUE FEE**

Assistant Commissioner for Patents

Washington, D.C. 20231



(Depositor's name)

MAILING INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE. Blocks 1 through 4 should be completed where appropriate. All further correspondence including the Issue Fee Receipt, the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for maintenance fee notifications.

CURRENT CORRESPONDENCE ADDRESS (Note: Legibly mark-up with any corrections or use Block 1)

KENNETH L CAGE MCDERMOTT WILL & EMERY 1850 K STREET NW SUITE 450



Note: The certificate of mailing below can only be used for domestic mailings of the Issue Fee Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing.

Certificate of Mailing

I hereby certify that this Issue Fee Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Box Issue Fee address above on the date indicated below.

(Signature) WASHINGTON DC 20006-2296 (Date) APPLICATION NO. FILING DATE **EXAMINER AND GROUP ART UNIT** DATE MAILED 08/809,845 2814 01/11/99 06/16/97 016 NGO, First Named SANO, YOSHIKAZU

TITLE OF INVENTIONS OLID-STATE IMAGE SENSING APPARATUS AND MANUFACTURING METHOD THEREOF

ATTY'S DOCKET NO.	CLASS-SUBCLASS	BATCH NO.	APPLN. TYPE	SMALL ENTITY	FEE DUE	DATE DUE
2 438 9 0/225	257-222.0	00 N72	UTILIT	Y NO	\$1210.00	04/12/99
1. Change of correspondence address Use of PTO form(s) and Customer N Change of correspondence addre PTO/SB/122) attached. "Fee Address" Indication (or "Fee	lumber are recommended, but	t not required.	(1) the names of attorneys or age the name of a member a regist and the names of	the patent front page, list up to 3 registered paten nts OR, alternatively, (2 single firm (having as a tered attorney or agent fup to 2 registered paten its. If no name is listed, no ted.	nt 1 <u>McDermott</u>) a) 2 nt	, Will & Emer
ASSIGNEE NAME AND RESIDENC PLEASE NOTE: Unless an assigne Inclusion of assignee data is only at the PTO or is being submitted undefiling an assignment. (A) NAME OF ASSIGNEE MATS	e is identified below, no assigr pproplate when an assignmen ir separate cover. Completion	nee data will appear t has been previous of this form is NOT	on the patent. Ity submitted to a substitue for	The following fees are e of Patents and Tradema Issue Fee Advance Order - # o	arks):	ayable to Commissioner
(B) RESIDENCE: (CITY & STATE C	or country) Osaka,	JAPAN	on the patent)	: The following fees or do DEPOSIT ACCOUNT N (ENCLOSE AN EXTRA X issue Fee X Advance Order - # o	NUMBER 13-(0203
The COMMISSIONER OF PATENTS	AND TRADEMARKS IS reques	sted to apply the iss	sue Fee to the applica	ation identified above.		
(Authorized Signature) Michael E. Fogarty NOTE; The Issue Fee will not be accept or agent; or the assignee or other party Trademark Office.		ne applicant; a regis	AR99 tered attorney and		00000070 130203 10.00 CH //	08809845
Burden Hour Statement: This form depending on the needs of the indiv to complete this form should be se Office, Washington, D.C. 20231. DO ADDRESS. SEND FEES AND THI Patents, Washington D.C. 20231	idual case. Any comments on to the Chief Information of NOT SEND FEES OR COSTON TO: Box Issue Fe	on the amount of t Officer, Patent and OMPLETED FORI e, Assistant Comi	Time will vary ime required d Trademark MS TO THIS missioner for	RECI Publishin	EIVED og Division 0 1999	
Under the Paperwork Reduction Act	ot 1995, no persons are req	juired to respond to	o a collection			

of information unless it displays a valid OMB control number.

Dear Valued Customer:

<u>x</u> Paper number 17 is missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available.
The following page(s) of paper number _ is/are missing from the United States Patent and Trademark Office's original copy of the file history. No additional information is available.
The following paper number is the same as paper number.
The following publication were missing from the USPTO original copy of the file history. No additional information is available.
The following paper(s) were missing from the USPTO original copy of the Trademark file history. No additional information is available.

If we can be of further assistance in this matter, please do not hesitate to contact us. Thank you.

Matt Kasap, Inc.
2758 Duke Street
Alexandria, VA 22314
Phone: 703-823-1602 Fax: 703-823-1604
www.mattkasap.com