EXHIBIT 1102

# UNITED STATES PATENT AND TRADEMARK OFFICE

## BEFORE THE PATENT TRIAL AND APPEAL BOARD

## QUALCOMM INCORPORATED, GLOBALFOUNDRIES INC., GLOBALFOUNDRIES U.S. INC., GLOBALFOUNDRIES DRESDEN MODULE ONE LLC & CO. KG, GLOBALFOUNDRIES DRESDEN MODULE TWO LLC & CO. KG Petitioner

v.

DSS Technology Management, Inc. Patent Owner

> U.S. Patent No. 5,965,924 Claims 7-12, 15 and 17

## DECLARATION OF RICHARD BLANCHARD, PH.D. ON BEHALF OF PETITIONER

Qualcomm v. DSS Qualcomm, Exhibit 1102 Page 1 of 77

# **TABLE OF CONTENTS**

I.	Relevant Law7		
	A.	Claim Construction7	
	B.	Anticipation	
	C.	Obviousness	
II.	Summary of Opinions10		
III.	Introduction to the '924 Patent11		
IV.	Brief Description of the Technology14		
	A.	Overview of Transistor Fabrication14	
	1.	Basic Structure of Transistors14	
	2.	Formation of Transistor Components16	
	3.	Local Interconnects	
	В.	Overview of the '924 Patent	
	1.	Problem Disclosed in the '924 Patent	
	2.	Summary of Invention of the '924 Patent	
	3.	Prosecution History	
V.	Overview of the Primary Prior Art References		
	A.	Overview of Sakamoto (Ex. 1103)25	
	В.	Overview of Cederbaum (Ex. 1104)27	
VI.	Claim Construction		
VII.	Level of Ordinary Skill In The Art		
VIII.	Spec	Specific Grounds for Petition	
	A.	Ground I: Claims 7-9, 15 and 17 are anticipated by Sakamoto33	
	1.	Independent Claim 7	
		Claim 8: "A method according to claim 7, wherein said diffusion egion is an N+ or a P+ region."	
	m	Claim 9: "A method according to claim 7, wherein said insulating aterial is selected from the group consisting of silicon oxide and silicon itride."	

Qualcomm, Exhibit 1102 Page 2 of 77

U.S. Patent No. 5,965,924 Claims 7-12, 15 and 17

4. Claim 15: "A method according to claim 7, wherein said gate is a polysilicon gate." / Claim 17: "The method according to claim 7, wherein said gate comprises polysilicon."		
B. Ground II: Claims 10-12 are obvious in view of the combination of Sakamoto and Cederbaum		
2. Claim 10: "a method according to claim 7, wherein said electrically conducting plug is a metal plug" / Claim 11: "a method according to claim 7, wherein said electrically conducting plug is preferably a refractory metal plug" / Claim 12: "a method according to claim 7, wherein said electrically conducting plug is formed of a material selected from the group consisting of titanium, tantalum, molybdenum and		
tungsten"		
Availability for Cross-Examination58		
Right to Supplement		

IX.

Х.

I, Richard Blanchard, declare as follows:

1. My name is Richard Blanchard.

2. My academic credentials include both a Bachelor of Science Degree in Electrical Engineering (BSEE) and a Master of Science Degree in Electrical Engineering (MSEE) from the Massachusetts Institute of Technology in 1968 and 1970, respectively. I subsequently obtained a Ph.D. in Electrical Engineering in 1982 from Stanford University

3. I have worked or consulted for more than 40 years as an Electrical Engineer. My primary focus has been on the development, manufacture, operation, and use of devices and integrated circuits, the assembly of these devices and integrated circuits, products that use them, and their failures. My employment history following my graduation from MIT began at Fairchild Semiconductor in 1970. At Fairchild, my responsibilities included circuit and device design, process development, and product engineering in the Linear Integrated Circuits Department.

4. In 1974, I joined Foothill College as an Associate Professor in the Engineering & Technology Division. My responsibilities included developing a program in Semiconductor Technology as well as teaching other courses in the division. While at Foothill College, I co-founded two companies, Cognition and Supertex, and later joined Supertex as a Vice

> Qualcomm, Exhibit 1102 Page 4 of 77

President in 1978. At Supertex, I designed and developed discrete DMOS (double-diffused metal oxide semiconductor) transistors, as well as integrated circuits that contained DMOS transistors. At Supertex, I also supervised the in-house assembly area, which included responsibility for the associated manufacturing processes. I left Suptertex to join Siliconix in 1982, where I soon became Vice President of Engineering, with the responsibility for directing all of the company's product design and development. At Siliconix, I directed and contributed to the development of both discrete transistors and integrated circuits, including aspects of their assembly.

5. In 1987, I joined IXYS Corporation as a Senior Vice President with the responsibility for organizing an integrated circuit department. At IXYS, I developed integrated circuits that contained DMOS devices or that interfaced to DMOS devices. My responsibilities included the design, assembly, and testing of these integrated circuits.

6. These duties continued until 1991, when I left IXYS to set up Blanchard Associates, a consulting firm specializing in semiconductor technology, including intellectual property. Soon thereafter, I was invited to join Failure Analysis Associates, which I did in late 1991. At Failure

> Qualcomm, Exhibit 1102 Page 5 of 77

Analysis Associates, I investigated failures in electrical and electronic systems in addition to performing design and development consulting.

7. I left Failure Analysis in 1998 to join IP Managers, which later merged with Silicon Valley Expert Witness Group, now known as Thomson Reuters Expert Witness Services ("Thomson Reuters"). At Thomson Reuters, I work with companies on patent and trade secret matters. I also consult for a number of semiconductor companies, working with them to develop products and intellectual property, or assisting them in other technical areas through Blanchard Associates. Design and development projects that I have worked on range from the design and evaluation of specific components, to the selection of the technology appropriate for the fabrication of different subsystems of a system.

8. I am a member of a number of professional societies, including the Institute of Electrical and Electronic Engineers, the International Microelectronics and Packaging Society, the American Vacuum Society, the Electronic Device Failure Analysis Society, and the Electrostatic Discharge Society. A copy of my curriculum vitae (including a list of all publications authored in the previous 10 years) is attached as Appendix A.

9. I have reviewed the specification, claims and file history of U.S.Patent No. 5,965,924, as well as the petition for inter partes review of this patent:

Qualcomm, Exhibit 1102 Page 6 of 77

IPR2016-00290, including the Declaration of Dr. John C. Bravman. I understand that the '924 patent was filed on July 24, 1997, issued from a "continued prosecution application" ("CPA") of U.S. App. No. 08/561,951 and claims priority to an application filed on November 22, 1995. I understand that, for purposes of determining whether a publication will qualify as prior art, the earliest date that the '924 patent could be entitled to is November 22, 1995. However, I further understand that the prior assignee claimed a conception date of May 17, 1995 during prosecution of the '924 application. Amendment and Rule 131 Declaration dated Jan. 5, 1998 (Ex. 1106). Even under that conception date, the cited references are prior art and invalidate the '924 patent.

10. I have reviewed the following patents in preparing this declaration:

- U.S. Patent No. 5,475,240 ("Sakamoto") (Ex. 1103).
- U.S. Patent No. 5,100,817 ("Cederbaum") (Ex. 1104).

11. I have reviewed the above patents and any other publication cited in this declaration.

12. I have considered certain issues from the perspective of a person of ordinary skill in the art as described below at the time the '924 patent application was filed. In my opinion, a person of ordinary skill in the art for the '924 patent would have found the '924 patent invalid.

Qualcomm, Exhibit 1102 Page 7 of 77

13. I have been retained by the Petitioner as an expert in the field of semiconductor device fabrication and design. I am working as an independent consultant in this matter and am being compensated at my normal consulting rate of \$375 per hour for my time. My compensation is not dependent on and in no way affects the substance of my statements in this Declaration.

14. I have no financial interest in the Petitioner. I similarly have no financial interest in the '924 patent, and have had no contact with the named inventor of the '924 patent.

#### I. RELEVANT LAW

15. I am not an attorney. For the purposes of this declaration, I have been informed about certain aspects of the law that are relevant to my opinions. My understanding of the law is as follows:

#### **A. Claim Construction**

16. I have been informed that claim construction is a matter of law and that the final claim construction will ultimately be determined by the Board. For the purposes of my analysis in this proceeding and with respect to the prior art, I have been informed that I should apply what is known as "the *Phillips* standard," rather than the broadest reasonable interpretation standard.

17. Specifically, I have been informed and understand that since the '924 patent expired on November 22, 2015, the *Phillips* standard applies for the

Qualcomm, Exhibit 1102 Page 8 of 77

purposes of claim construction. I further understand that the *Phillips* standard means that claim terms are given their plain and ordinary meaning as understood by a person of ordinary skill in the art at the time of the invention in light of the claim language and the patent specification.

18. I have also been informed and understand that any claim term that lacks a definition in the specification is therefore given its plain and ordinary meaning as understood by one of ordinary skill in the art.

#### **B.** Anticipation

19. I have been informed and understand that a patent claim may be "anticipated" if each element of that claim is present either explicitly, implicitly, or inherently in a single prior art reference. I have also been informed that, to be an inherent disclosure, the prior art reference must necessarily disclose the limitation, and the fact that the reference might possibly practice or contain a claimed limitation is insufficient to establish that the reference inherently teaches the limitation.

#### C. Obviousness

20. I have been informed and understand that a patent claim can be considered to have been obvious to a person of ordinary skill in the art at the time the application was filed. This means that, even if all of the requirements of a claim are not found in a single prior art reference, the claim is not patentable if the

> Qualcomm, Exhibit 1102 Page 9 of 77

differences between the subject matter in the prior art and the subject matter in the claim would have been obvious to a person of ordinary skill in the art at the time the application was filed.

21. I have been informed and understand that a determination of whether a claim would have been obvious should be based upon several factors, including, among others:

- the level of ordinary skill in the art at the time the application was filed;
- the scope and content of the prior art; and
- what differences, if any, existed between the claimed invention and the prior art.

22. I have been informed and understand that the teachings of two or more references may be combined in the same way as disclosed in the claims, if such a combination would have been obvious to one having ordinary skill in the art. In determining whether a combination based on either a single reference or multiple references would have been obvious, it is appropriate to consider, among other factors:

 whether the teachings of the prior art references disclose known concepts combined in familiar ways, which, when combined, would yield predictable results;

> Qualcomm, Exhibit 1102 Page 10 of 77

- whether a person of ordinary skill in the art could implement a predictable variation, and would see the benefit of doing so;
- whether the claimed elements represent one of a limited number of known design choices, and would have a reasonable expectation of success by those skilled in the art;
- whether a person of ordinary skill would have recognized a reason to combine known elements in the manner described in the claim;
- whether there is some teaching or suggestion in the prior art to make the modification or combination of elements claimed in the patent; and
- whether the innovation applies a known technique that had been used to improve a similar device or method in a similar way.

23. I understand that one of ordinary skill in the art has ordinary creativity, and is not an automaton.

24. I understand that in considering obviousness, it is important not to determine obviousness using the benefit of hindsight derived from the patent being considered.

## **II. SUMMARY OF OPINIONS**

25. It is my opinion that every limitation of the structures described in claims 7-12, 15 and 17 of the '924 patent are disclosed by the prior art, and are anticipated and/or rendered obvious by the prior art.

Qualcomm, Exhibit 1102 Page 11 of 77

The following discussion and analysis is substantially the same as that of Dr. John C. Bravman in IPR2016-00290, supplemented with additional analysis and comments provided throughout this declaration.

#### **III. INTRODUCTION TO THE '924 PATENT**

26. The '924 patent is directed to certain aspects of the structure and fabrication of transistors used in semiconductor and integrated circuit products such as microprocessors and memory. Transistors act as microscopic switches that turn on and off at extraordinarily high rates to enable aggregations of transistors (and other components) to process data. Transistors are made up of various structures including "contacts" that provide electrically conductive pathways into and out of certain structures within a transistor, and which thereby are used to connect transistors together.

27. The '924 patent is concerned with electrically connecting different transistor parts to each other in a particular way. Transistors typically have three terminals through which electrical signals may pass: a "source," a "drain," and a "gate." The '924 patent is concerned with connecting the gate of one transistor to, for example, the source or drain of a neighboring transistor.

28. According to the specification of the '924 patent, there were many well-known ways of making electrical connections between different transistor parts. As shown in Figure 2B (below), for instance, one of the prior art ways of

Qualcomm, Exhibit 1102 Page 12 of 77

connecting the components of two transistors was by using two electrical connections called "plugs"—one connected to the gate of one transistor, and the other connected to the source or drain of the other—and then connecting those plugs together. As shown in Figure 3B (below), the purported invention of the '924 patent was to replace the two plugs with one plug.<sup>1</sup>



29. In both the prior art (Figure 2B) and the allegedly novel structure of the '924 patent (Figure 3B), the gate is connected to a diffusion region (*i.e.*, a source or drain) by either two connected plugs, or a single plug. The patent does not claim that the one-plug structure provides any performance benefits over the two-plug structure. Instead, the benefit was that the one-plug structure was easier

<sup>&</sup>lt;sup>1</sup> All emphasis and annotations are added unless otherwise indicated.

to manufacture than the admitted prior art. '924 patent at 1:57-2:63, 4:18-5:12 (Ex. 1101).

30. Long before the '924 patent's November 22, 1995 priority date, many others had already developed and used the exact same one-plug structure. U.S. Patent No. 5,475,240 ("Sakamoto"), for instance, which has an effective filing date of March 4, 1992, discloses the same one-plug structure that the '924 patent contends is novel. Specifically, as shown in the patents' respective figures, the one-plug structure of Sakamoto (Figure 1) is in all relevant aspects identical to the one-plug structure of the '924 patent (Figure 3B).



31. As shown, both structures include a gate connected to a source or drain through a single plug.

U.S. Patent No. 5,965,924 Claims 7-12, 15 and 17

32. U.S. Patent No. 5,100,817 ("Cederbaum") issued on March 31, 1992,

and, just like the '924 one-plug structure, discloses a single conducting plug connecting a gate to a source or drain.



33. Sakamoto and Cederbaum were not at issue during prosecution of the '924 patent. These references anticipate and/or render obvious claims 7-12, 15 and 17 of the '924 patent.

# **IV. BRIEF DESCRIPTION OF THE TECHNOLOGY**

34. The '924 patent generally relates to the field of semiconductor integrated circuit manufacturing and claims particular structures for transistors in semiconductors, as well as a related method for manufacturing those structures.

# A. Overview of Transistor Fabrication

1. Basic Structure of Transistors

35. Semiconductor integrated circuits, such as microprocessors and computer memory, are typically made up of hundreds of millions (and in some

Qualcomm, Exhibit 1102 Page 15 of 77 cases billions) of microscopic structures called transistors. Transistors act as microscopic switches that turn on and off at extraordinarily high rates to enable aggregations of transistors (and other components) to process data.

36. As shown in the figure below, transistors typically include three primary "electrodes" or "terminals"—a "gate," a "source," and a "drain":



**BASIC TRANSISTOR** 

37. The source and drain regions (also referred to as "diffusion regions") are transistor components that emit (source) and receive (drain) current/carriers when the transistor is "on." The gate typically sits between the source and drain and is a terminal that can have a voltage applied to it that in turn causes a current to flow between the source and drain. As of the time of the invention of the '924 patent, the source and drain of a transistor were typically formed in the surface of a semiconductor "substrate," while the gate typically sat above the substrate and separated from it by a thin layer of insulator ("gate oxide").

#### 2. Formation of Transistor Components

38. Transistor fabrication typically starts with a silicon substrate. In typical planar transistors, the source and drain regions ("diffusion regions") are created by implanting regions of the substrate with ions (charged atomic particles) of different materials—called "dopants" or "impurities". (Once implanted the ions become neutral atoms). This process—referred to as "doping" because it dopes the silicon substrate with atomic particles that have additional charge carriers—is shown below:



A mask can be used for directing the charged particles to specific locations in the substrate.

39. Structures can then be formed above the substrate by depositing layers of other materials onto the substrate. A gate electrode, for example, is formed by first growing or depositing a "gate oxide" (an insulator) on the substrate followed by depositing a conductive material (metal or polysilicon) on top of the gate oxide. The conductive material acts as the gate, and the gate oxide creates a layer of isolation between the gate and the source/drain regions ("S/D regions" or "diffusion regions").

U.S. Patent No. 5,965,924 Claims 7-12, 15 and 17

40. Insulating materials may then be deposited around and over the gate and the S/D regions to maintain electrical isolation where desired. Sidewall spacers, for instance, can be formed on each side of the gate electrode as shown below:



As was known as of the time of the '924 invention, such sidewall spacers help to prevent direct electrical contact between the gate electrode and nearby components and thus help to prevent short-circuits.

#### 3. Local Interconnects

41. Many transistors can be connected together to form electronic circuits. For certain types of circuits, it is sometimes useful to connect the gate of one transistor to a diffusion region (the source or drain) of a nearby transistor. This type of connection is called a "local interconnect," because connections are made locally between nearby transistors.

42. According to the specification of the '924 patent, a variety of different types of local interconnects were well-known prior to the purported invention. For example, as shown in Figure 1B of the '924 patent, one well-known way to form a

Qualcomm, Exhibit 1102 Page 18 of 77

U.S. Patent No. 5,965,924 Claims 7-12, 15 and 17

local interconnect was to position the gate in a location where it physically touches the diffusion region on one side, creating an electrical connection. As shown in Figure 2B of the '924 patent, another well-known way to make a local interconnect was to place one electrically conductive "plug" above the gate and another "plug" above the diffusion (e.g., source or drain) region, and then electrically connect the two plugs together.



43. The '924 patent acknowledges that both examples were known prior art. *See* '924 patent at Figs. 1A, 1B, 2A, 2B, 1:25-2:45, 3:30-35 (Ex. 1101).

#### B. Overview of the '924 Patent

44. The '924 patent issued from U.S. App. No. 08/900,047, which was filed on July 24, 1997, and claims priority to an application filed on November 22, 1995. '924 patent at cover page (Ex. 1101). The invention of the '924 patent is a

single plug to connect different transistor parts. '924 patent at 2:32-67, 4:18-5:12 (Ex. 1101).

#### 1. Problem Disclosed in the '924 Patent

45. The '924 patent addresses manufacturing inefficiencies in forming local interconnects. Figures 1 and 2 of the '924 patent are prior art and show examples of two well-known types of local interconnects that (according to the '924 patent) are inefficient to manufacture.

46. Figure 1B shows a "buried contact" local interconnect structure in which the gate directly touches—*i.e.*, is in direct electrical connection with—a diffusion region. According to the '924 patent, the problem with this structure is that the gate has to be implanted with the same type of impurities as those implanted in the diffusion region. *See* '924 patent at 1:57-2:11 (Ex. 1101). But most manufacturers use a variety of different types of impurities in different transistors. To use the "buried contact" approach, a manufacturer would have to ensure that any two transistors connected using this approach use the same impurities, which complicates the manufacturing process. *See id*.

Qualcomm, Exhibit 1102 Page 20 of 77



47. Figure 2B shows another prior art local interconnect structure, using what is called a "strapping" technique. To form this "strapping" local interconnect structure, a manufacturer creates two electrically conductive plugs (numbers 44 and 46)—one above the gate and one above a diffusion region. The manufacturer then places an electrically conductive "local strap" (number 50) on top of the plugs, electrically connecting the two plugs together. This local strap is also sometimes called a "shunt" or a "shunt layer." In combination, the two plugs and the local strap electrically connect the gate to a diffusion region. *See* '924 patent at 2:12-32 (Ex. 1101). According to the '924 patent, the problem with the strapping technique is that it requires a large number of manufacturing process steps, as well as significant space to accommodate the two plugs and the local strap. *See* '924 patent at 2:33-41 (Ex. 1101).

Qualcomm, Exhibit 1102 Page 21 of 77

# 2. Summary of Invention of the '924 Patent

48. The '924 patent's claimed structure includes nearly identical

components as the prior art described in the specification. Specifically, both the claimed structure and the prior art include a substrate, a gate, a diffusion region, a sidewall spacer adjacent to the gate, and an insulating material.



49. As shown in Figures 2B and 3B, in both the prior art of the '924 patent and the structure of the disclosed embodiment, the gate is connected to the diffusion region (source or drain), by either two connected plugs, or a single plug. The diffusion region is located in a substrate and is not directly connected to the gate. The gate is substantially covered by an insulating material.

50. The only feature that the patent describes as novel, which is shown in Figure 3B, is the use of a single metal plug to connect the gate and the diffusion region, rather than connecting the two components directly (as in the prior art

"buried contact" technique (Figure 1B)) or using two plugs (as in the prior art "strapping" technique (Figure 2B)). '924 patent at 2:64-67, 3:35-36 (describing Figure 3B as "a cross-sectional view of a preferred embodiment of the present invention."), 4:18-5:12, claims 1, 7 (Ex. 1101); *see also id.* at 2:42-63.

#### 3. Prosecution History

51. The '924 patent issued from a "continued prosecution application" ("CPA") of U.S. App. No. 08/561,951. CPA Request dated Feb. 10, 1999 (Ex. 1105). During prosecution of the '924 patent, the Applicant tried to antedate a prior art reference, based on a lab notebook dated May 17, 1995. Amendment and Rule 131 Declaration dated Jan. 5, 1998 (Ex. 1106). For purposes of this Petition, I understand that the references relied upon by Petitioner all qualify as prior art even if the Patent Owner could ultimately prove a conception date as early as May 17, 1995.

52. According to this lab notebook, the novelty of the '924 invention arises from the use of a single plug—which is what allegedly leads to fewer processing steps as compared to known prior art techniques. *See* Rule 131 Declaration dated January 5, 1998, Exhibit A ("By *placing a metallic plugged contact* where poly is required to shunt to diffusion, contacts to [different types of] diffusion can be achieved .... [T]his will require no more layout area than the traditional buried contact. This method has potential [manufacturing] process step

> Qualcomm, Exhibit 1102 Page 23 of 77

savings of 8-11 steps over Trad. BC [traditional buried contact local interconnect (as shown in Figure 1B of the '924 patent)] and 6-8 steps over strapping [local interconnect (as shown in Figure 2B of the '924 patent)].") (Ex. 1106).

53. However, during prosecution, rather than relying on this "single plug" structure, the Applicant relied on other alleged differences to overcome the prior art applied by the Examiner. The present petition relies on prior art that was not before the Examiner. This prior art teaches not only the "single plug" aspect of the claims, but also all of the additional minor differences that the Applicant used to try to distinguish the Examiner's prior art.

#### a. The "sidewall spacer" limitations

54. The Examiner rejected the original claims under 35 U.S.C. § 102(e) based on U.S. Patent No. 5,451,434 to Nicholls ("Nicholls"). Office Action dated Nov. 7, 1996 at p. 3 (Ex. 1107). Nicholls taught a single metal plug that connects a diffusion region and a gate. In order to overcome the rejection, the Applicant added a limitation to the claims requiring a sidewall spacer adjacent to the gate. Amendment dated June 9, 1997 at pp. 2-3 (Ex. 1109). Nicholls expressly teaches the placement of a sidewall during manufacture, but also teaches that the sidewall can be completely or "partially removed" in a later manufacturing step. Nicholls at 4:25-32 (Ex. 1108). The Applicant overcame the rejection by arguing that the removal of the sidewall during manufacturing taught away from retaining a

Qualcomm, Exhibit 1102 Page 24 of 77 sidewall spacer adjacent to the gate. Amendment dated June 9, 1997 at pp. 3-4 (Ex. 1109). The prior art relied upon in this petition teaches the "sidewall spacer" limitation.

#### b. Direct electrical connection

55. The Examiner also rejected the claims under 35 U.S.C. § 102(e) based on U.S. Patent No. 5,541,427 to Chappell ("Chappell"). Office Action dated February 24, 1998 (Ex. 1110). Chappell taught a single metal plug that connects to both a diffusion region and a gate region. Chappell at 4:38-48 (Ex. 1111). The Applicant overcame the rejection by arguing that the metal plug of Chappell purportedly contacts a portion of the gate region that is not conductive, rather than the conductive portion of the gate itself. *See* Amendment dated April 23, 1998 at p. 4 ("when the opening 42 is filled with an electrically conductive material, there is **no contact** to the electrically conductive portion of the gate stack"") (emphasis in original) (quoting Chappell at 4:38-48) (Ex. 1112). The prior art references relied upon in this petition teach a direct electrical connection between the diffusion region and the electrically conductive portion of the gate.

## **V. OVERVIEW OF THE PRIMARY PRIOR ART REFERENCES**

56. The claimed invention of the '924 patent—using a single plug to electrically connect the gate to the diffusion region—was well-known as of the May 17, 1995 purported conception date.

Qualcomm, Exhibit 1102 Page 25 of 77

#### A. Overview of Sakamoto (Ex. 1103)

57. Sakamoto was filed on August 19, 1994, as a continuation of an earlier application filed on March 4, 1992, and issued on December 12, 1995. I understand that Sakamoto is prior art to the '924 patent under 35 U.S.C. § 102(e).

58. Sakamoto is directed to precisely the same problem as the '924 patent —how to effectively and efficiently connect different transistor portions together and discloses precisely the same solution claimed in the '924 patent—using a single plug. Sakamoto at 4:45-49 ("The first interconnection structure comprises a silicon plug layer embedded within an opening formed in the interlevel insulating layer and connected to both gate electrode of the first MOS drive transistor and source/drain region of the second MOS transfer transistor...") (Ex. 1103); *see also id.* at 1:13-14. Figure 1 of Sakamoto shows a structure with the same components arranged in the same way as shown in Figure 3B of the '924 patent. *Id.* at Fig. 1; '924 patent at Fig. 3B (Ex. 1101).

> Qualcomm, Exhibit 1102 Page 26 of 77



59. Both Figure 1 of Sakamoto and Figure 3B of the '924 patent show a cross-sectional structure with a single plug. The plug fills an opening (labeled 16 in Sakamoto) containing a sidewall spacer and directly electrically connects a diffusion region to a gate. The diffusion region is located in a substrate and is not directly connected to the gate. The gate is also substantially covered by an insulating material. *See* Sakamoto at 6:52-58 ("An opening 16 is formed in an interlevel insulating layer 9. An n+ source/drain region 7 of an n channel MOS transfer transistor 22b and a gate electrode 6 of an n channel MOS drive transistor 20a are exposed at the bottom of opening 16. A plug layer 15 of polycrystalline silicon directly connected to the n+ source/drain region 7 and gate electrode 6 is embedded within opening 16."), 7:47-51 ("An opening 16 for direct contact is formed in interlevel insulating layer 9 ... formation of the opening 16 leaving a

Qualcomm, Exhibit 1102 Page 27 of 77 sidewall spacer 9' from the interlevel insulating layer 9 ..."), 7:26-27 ("Oxide films 5 form gate oxide films 5,5 of MOS transistors 20a, 22b.") (Ex. 1103); *see also* '924 patent at 3:46-4:17 (Ex. 1101). Thus, Sakamoto and the '924 patent both solve the same problem of connecting different transistor portions (e.g., source/drain to gate) by using a single plug interconnect. Sakamoto at 6:49-7:13 (Ex. 1103).

#### B. Overview of Cederbaum (Ex. 1104)

60. Cederbaum issued on March 31, 1992, and I understand that it is prior art under 35 U.S.C. § 102(b). Figure 7 of Cederbaum also discloses a structure that includes components arranged in a way that is identical in all relevant aspects as the structure in Figure 3B of the '924 patent. Cederbaum at Fig. 7 (Ex. 1104); '924 patent at Fig. 3B (Ex. 1101).



61. Both Figure 7 of Cederbaum and Figure 3B of the '924 patent show a single plug (which Cederbaum calls a "contact stud"). The plug fills an opening (labeled 28-2 (Figure 6) in Cederbaum) containing a sidewall spacer and directly connects the source/drain region to the gate. *See* Cederbaum at Figs. 4-7, 7:33-49 (Figs. 4-7 show "active regions 21... to constitute the source and drain regions" and "[n]umeral[] ... 23-2 designate[s] ... the gate electrodes ... ."), 7:49-57 ("Oxide sidewalls or spacers 24 have been formed on the lateral sides of the polysilicon gate electrodes for a better definition of the channel length of NFETs.") (Ex. 1104). The diffusion region is located in a substrate, and not directly connected to the gate, which is substantially covered by the insulating material. Cederbaum at 7:33-40 ("The starting material consists of a conventional P<sup>+</sup> silicon substrate 18 having a P<sup>-</sup> epitaxial layer 19.... N<sup>+</sup> implanted active regions 21 have

Qualcomm, Exhibit 1102 Page 29 of 77 been formed in the epitaxial layer 19 to constitute the source and drain regions...."), 8:26-50 (explaining the formation of the insulating phosphosilicate glass (PSG) layer 26 over the gate and substrate) (Ex. 1104). The contact stud is created by filling the opening with a "highly conductive material" that is "typically a metal." *Id.* at 9:32-34, 9:35-43 ("Prior to tungsten (W) filling, a titanium (Ti) layer is deposited" followed by "a thin titanium nitride (TiN).").

#### VI. CLAIM CONSTRUCTION

62. The '924 patent expired on November 22, 2015. Accordingly, as noted above, I understand that I should apply the claim construction based on the *Phillips* standard rather than the broadest reasonable interpretation standard applicable to non-expired patents.

63. The term "diffusion region in a silicon substrate" is an element of all challenged claims. I conclude that the term should be construed to mean a "conductive terminal region, such as a source or drain, that contains dopants implanted in the silicon substrate." In pending litigation with a Petitioner, I understand that the Patent Owner has proposed to construe the term as a "conductive terminal region such as a source or drain in a silicon substrate." The Patent Owner thus agrees with me that the term requires a conductive terminal region, such as a source or drain in a silicon substrate. As a result, the only dispute between the Patent Owner and myself is whether the diffusion region

Qualcomm, Exhibit 1102 Page 30 of 77

"contains dopants implanted in the silicon substrate." The patent makes clear that it does.

64. The plain language of the claims requires the diffusion region to be formed in the silicon substrate. Claim 1, for example, requires a "diffusion region formed in said [silicon] substrate." '924 patent at claim 1 (Ex. 1101). Similarly, claim 7 requires a "diffusion region in a silicon substrate." *Id.* at claim 7. The specification then explains, in a section describing "[t]he present invention," that the diffusion region is formed in the substrate by implanting dopants in the substrate:

The present invention provides a semiconductor structure that has a metal plug local interconnect (or shunt) for connecting a polysilicon gate to a diffusion region in a structure and a method of forming such a semiconductor structure.

Referring initially to FIGS. 3A and 3B wherein an enlarged top view and a cross-sectional view of the *present invention* metal plug local interconnect is shown, respectively. Diffusion regions 70 and 72 of either *N*+ *or P*+ *doping* are first formed by an *ion implantation* process in the *surface of the silicon substrate* 74.

'924 patent at 3:40-51 (Ex. 1101); *see also id.* at 1:36-38 (explaining that the "ion implantation process ... increase[s] the surface dopant concentration" in substrate),

1:21-22 (describing "region doped by impurity ions in a semiconductor substrate"). The '924 patent does not describe any way of forming diffusion regions in a silicon substrate other than by implanting dopants in the substrate. Accordingly, the '924 patent makes clear that the claimed diffusion regions contain dopants implanted in the substrate.

Moreover, at the time of the alleged invention of the '924 patent, one 65. skilled in the art would have readily understood that a diffusion region is a conductive terminal region, such as a source or drain, that contains dopants implanted in the substrate. In order to form a diffusion region in a substrate, the dopants need to be inserted into the substrate. As the '924 patent explains, at the time of the alleged invention, this was done by implanting dopants into the substrate. This is confirmed by contemporaneous prior art references. Sakamoto and Nicholls, for example, teach the use of ion implantation to form a diffusion region. Sakamoto at 7:32-38 ("N type impurity *ion* ... is *implanted* ... by an ion implantation method.... Thus, *n*+ *source/drain regions* ... are formed.") (Ex. 1103); Nicholls at 2:64-66 ("As shown in FIG. 1b, a *dopant* is then *implanted* into the silicon substrate so as to form active silicon implant regions 8, 10"), 3:55-4:13 (Ex. 1108).

> Qualcomm, Exhibit 1102 Page 32 of 77

66. Accordingly, the term "diffusion region in a silicon substrate" should be construed to mean a "conductive terminal region, such as a source or drain, that contains dopants implanted in the silicon substrate."<sup>2</sup>

#### VII. LEVEL OF ORDINARY SKILL IN THE ART

67. In my opinion, a person of ordinary skill in the art at the time of the alleged invention would have had at least a B.S. degree in electrical engineering or materials science (or equivalent experience), and would have at least two or three years of experience with semiconductor device fabrication and design. I met and/or exceeded these requirements for one of ordinary skill in the art at the time of the filing of the '924 patent.

<sup>&</sup>lt;sup>2</sup> I am informed and understand that in pending litigation between the Patent Owner and a Petitioner, the parties have proposed competing constructions for one additional limitation. I have reviewed these competing constructions and determined that the prior art meets these limitations under either party's construction, so I have not attempted to construe them for the purposes of this petition. The prior art also discloses the required "diffusion region in a silicon substrate" limitation under either party's construction.

## **VIII. SPECIFIC GROUNDS FOR PETITION**

68. The sections below demonstrate in detail how the prior art discloses the limitations of the challenged claims of the '924 patent, and how those claims are anticipated and/or rendered obvious by the prior art.

# A. Ground I: Claims 7-9, 15 and 17 are anticipated by Sakamoto

## 1. Independent Claim 7

69. Sakamoto discloses each and every element of claim 7 and thus, anticipates the claim under 35 U.S.C. § 102(e).

# a. "A method of forming a local interconnect in a semiconductor structure, comprising the step of:"

70. Sakamoto expressly discloses a method of forming a local interconnect by describing a series of "[s]teps of manufacturing the memory cell of the SRAM shown in FIG. 1." Sakamoto at 7:14-15 (Ex. 1103); *see also id.* at 7:16-8:52. One skilled in the art would understand that the SRAM memory cell of Sakamoto discloses "a semiconductor structure." Sakamoto at Fig. 1, 6:39-8:52 (describing Figure 1), Title ("Contact structure of an interconnection layer for a *semiconductor device* and a multilayer interconnection SRAM"), 1:13-16 ("The present invention relates to improvement of a contact structure of an interconnection in a region having steps in *a semiconductor device* having a multilayer interconnection structure.") (Ex. 1103); *see also id.* at claims 1-9, Abstract, Title, 1:18-3:35, 3:60-4:2, 5:1-18, 5:33-50, 13:13-25.

71. Figure 1 of Sakamoto (shown below) discloses a local interconnect structure:



Sakamoto at Fig. 1, 6:39-8:52 (describing Figure 1), claims 1-9, 3:55-57 (an "object of the present invention is to provide a method of manufacturing an interconnection having an interconnection structure...."), Title, Abstract, 1:13-16, 3:38-59 (Ex. 1103).

- b. [a]: "depositing an electrically conducting material in a via exposing at least a portion of a gate, a sidewall spacer adjacent to said gate and a portion of a diffusion region such that said electrically conducting material contacts and provides electrical communication between said gate and said diffusion region"
- 72. Sakamoto discloses the claimed electrically conducting material.

Figure 1 (which is the structure formed by the manufacturing method disclosed in Sakamoto) shows (and Sakamoto explains) depositing an electrically conducting



material (plug layer 15) in a via (opening 16):

Sakamoto at Fig. 1 (Ex. 1103); *see also id.* at Figs. 2-5, claims 1, 4, and 7, 6:49-7:14 ("An opening 16 is formed in an interlevel insulating layer 9 .... A plug layer 15... directly connected to the n+ source/drain region 7 and gate electrode 6 is embedded within opening 16."), 7:15-8:12 (plug layer 15 is formed when "[p]olycrystalline silicon layer 15a is deposited ... to fill opening 16 [and] is etched, leaving a portion of the ... layer only within opening 16....").

73. As shown in the figure above, absent the conducting material 15, the via exposes at least a portion of the gate (gate electrode 6), a sidewall spacer (sidewall spacer 9') that is adjacent to the gate (gate electrode 6) and a portion of a diffusion region (n+ source/drain region 7). *Compare* Sakamoto at Fig. 2 (showing portion of gate electrode 6, sidewall spacer 9' and portion of n+ source/drain region 7 exposed in opening 16 during manufacturing process before plug 15 is

Qualcomm, Exhibit 1102 Page 36 of 77
formed) *with* Fig. 4 (showing plug 15 covering portion of gate electrode 6, sidewall spacer 9' and portion of n+ source/drain region 7 later in the process) (Ex. 1103). *See also id.* at Fig. 1, 6:52-55 ("[a]n n+ source/drain region 7 ... and a gate electrode 6 ... *are exposed* at the bottom of opening 16."), 7:46-50 ("a sidewall spacer 9" is located in the opening 16), 2:49-52, claims 4, 6, 7 and 9. Because Sakamoto teaches the source/drain 7 region and gate electrode 6 are "exposed" by opening 16, the sidewall spacer 9' is also exposed by the opening 16.

74. Figure 1 also shows (and Sakamoto explains) that the electrically conducting material (plug layer 15) contacts and provides direct electrical communication between the gate and the diffusion region:



Sakamoto at Fig. 1, 6:49-7:14 ("An opening 16 is formed.... A plug layer 15 of polycrystalline silicon *directly connected* to the n+ source/drain region 7 and gate electrode 6 is embedded within opening 16. N type impurity ... is introduced into

Qualcomm, Exhibit 1102 Page 37 of 77 polycrystalline silicon plug layer 15 *in order to provide conductivity*."), 1:47-57 (Ex. 1103). As Figure 1 shows, the plug layer 15 directly touches both of those elements and is "electrically conducting material." *Id.* at Fig. 1, 6:56-61; *see also id.* at 6:66-7:13, 7:47-50, 7:53-61, claims 1-4, 6, 7 and 9.

# c. [b]: "said semiconductor structure comprising said diffusion region in a silicon substrate"

75. As discussed above in the Claim Construction section, the term "diffusion region in a silicon substrate" should be construed as a "conductive terminal region, such as a source or drain, that contains dopants implanted in the silicon substrate." Sakamoto discloses the claimed diffusion region.<sup>3</sup>

76. Figure 1 of Sakamoto discloses a semiconductor structure comprising the diffusion region (n+ source/drain region 7) in a silicon substrate (silicon substrate 1 with p-well region 2).

<sup>3</sup> Even the '924 patent notes that a diffusion region in a silicon substrate was known to a person of ordinary skill in the art at the time of the '924 patent. *See* '924 patent at prior art Fig. 2B, 2:15-20 ("a polysilicon gate 32 is first formed without direct contact with the diffusion region 34 and 36 in a silicon substrate 40.") (Ex. 1101).



Sakamoto at Fig. 1 (Ex. 1103).

77. As shown in Figure 1 above, the p-well region 2 is formed below the top surface of the silicon substrate 1, and the source/drain region 7 is formed below the top surface of the p-well region 2 (and thus below the top surface of the substrate). *See* Sakamoto at Fig. 1 (Ex. 1103); *see also id.* at 2:23-29 ("[a]n n channel MOS drive transistor 20a and an n channel MOS transfer transistor 22b each comprises n+ source/drain regions 7, 7, a gate oxide film 5 and gate electrode 6."), claim 1 ("...said first MOS transfer transistor and said second MOS transfer transfer transistor being formed *on the main surface of the silicon substrate ... a source/drain region* of said second MOS transfer transistor...*"*), Title, Abstract, 1:13-16, 2:23-29, 3:60-4:2, 4:20-67, 5:1-18, 5:33-50, 6:39-61, 7:14-39, 12:57-58, 13:13-25.

Qualcomm, Exhibit 1102 Page 39 of 77

38

Sakamoto teaches that the diffusion region is a "conductive terminal 78. region, such as a source or drain," because it constitutes a source/drain region 7 of a transistor and electrically connects the transistor to other components in the semiconductor structure. Sakamoto at 6:51-61 ("An n+ source/drain region 7 of an n channel MOS transfer transistor 22b and a gate electrode 6 of an n channel MOS drive transistor 20a are exposed at the bottom of opening 16. A plug layer 15 of polycrystalline silicon directly connected to the n+ source/drain region 7 and gate electrode 6 is embedded within opening 16. N type impurity... is introduced into polycrystalline silicon plug layer 15 in order to provide conductivity."), claim 1 ("...said first MOS transfer transistor and said second MOS transfer transistor being formed on the main surface of the silicon substrate ... a source/drain region of said second MOS transfer transistor... a source/drain region of said first MOS transfer transistor...") (Ex. 1103).

79. Sakamoto further teaches that the diffusion region contains dopants implanted in the silicon substrate. Sakamoto at 7:17-21 ("p type impurity *is implanted in a main surface of a silicon substrate 1*… Subsequently, implanted p type impurity is *diffused to the depth* of about 2-3 μm *from the main surface of substrate 1* by heat treatment to *form a p well 2*."), 7:32-38 ("N type impurity ion

Qualcomm, Exhibit 1102 Page 40 of 77

39

... *is implanted into p well 2* by an ion implantation method... Thus, n+ source/drain regions 7 ... are formed.") (Ex. 1103).<sup>4</sup>

80. Finally, one skilled in the art would understand that Sakamoto teaches that the silicon substrate is the silicon substrate 1 with p-well region 2 for several reasons. Sakamoto at Fig. 1 (Ex. 1103).

81. First, although Figure 1 shows a line delineating the p-well region 2, the text of Sakamoto makes clear to one skilled in the art that the p-well region 2 is a part of the silicon substrate 1 because the "p well 2" is formed in the "surface of substrate 1." *Id.* at 7:17-21 ("p type impurity *is implanted in a main surface of a silicon substrate 1*… Subsequently, implanted p type impurity is *diffused to the depth* of about 2-3 µm *from the main surface* of substrate 1 by heat treatment to

<sup>&</sup>lt;sup>4</sup> I am informed and understand that in pending litigation, the Patent Owner has proposed to construe "diffusion region a silicon substrate" as "conductive terminal region such as a source or drain in a silicon substrate." Sakamoto teaches the Patent Owner's construction as well because, as I explained above, it teaches a diffusion region that is a conductive terminal region such as a source or drain (Sakamoto at 6:51-61 (Ex. 1103)) and that is in the silicon substrate (*id.* at Fig. 1, 7:17-38). Accordingly, even under the Patent Owner's construction, Sakamoto discloses this claim limitation.

*form a p well 2*."), 2:22-26; *see also id*. at 1:19-24, 4:14-19, 4:20-67, 6:39-48 (explaining the similarity between Figure 1 and background Figure 28), 7:40-43, 8:13-17, and claims 1, 4 and 7.

82. Second, during prosecution of the parent application for the '924 patent, the Examiner similarly considered a p-type well formed in a silicon substrate to be part of the substrate, even though the relevant prior art figure shows them delineated with different labels. Specifically, as shown below in Figure 5 of U.S. Patent No. 5,453,640 ("Kinoshita") (Ex. 1113), the prior art disclosed a diffusion region 46 that is formed within the p-type well 44 and shows the gate electrode 26 formed on a top surface of the p-type well 44:



Kinoshita at Fig. 5 (Ex. 1113); *id.* at 4:20-35 (identifying gate electrode 26, substrate 40, buried layer 42, p-type well 44, and diffusion region 46 in Figure 5), 3:34-35. Confirming that the Examiner considered the p-type well to be part of the substrate, the Examiner concluded that Figure 5 discloses "a semiconductor device

Qualcomm, Exhibit 1102 Page 42 of 77 comprising: a silicon substrate (40), a diffusion region (46) *formed within* said substrate, [and] a polysilicon gate electrode (26) *formed on a top surface of* said substrate ....." April 17, 1996 Office Action at 3 (Ex. 1117). In my opinion this is consistent with what a person of ordinary skill in the art would understand.

83. In responding to the Examiner's rejection, the Applicant did not dispute the Examiner's assertion that the p-type well 44 was part of the substrate 40. In fact, the Applicant expressly acknowledged that another separately delineated layer in Figure 5—the buried layer 42—is also part of the substrate 40. *See* Amendment dated August 14, 1996 at 4 ("Kinoshita further teaches a block of static memory cells using CMOS transistors, wherein metal interconnections, e.g., ground lines for the CMOS transistors, are simplified by *using buried layers in the substrate*....") (Ex. 1114).

84. Third, the line delineating the p-well region 2 part of silicon substrate 1 is not present in all figures of Sakamoto, and Sakamoto elsewhere explicitly shows that regions, such as well regions, are formed in silicon substrate 1 (making clear that p-well region 2 is a part of the silicon substrate). *See* Sakamoto at Fig. 25, 12:57-58 ("On a surface of a silicon substrate 1, for example, an n type impurity region 30 is formed."), claim 1 ("…said first MOS transfer transistor and said second MOS transfer transistor being formed *on the main surface of the silicon substrate* … a source/drain region of said second MOS transfer transistor...

> Qualcomm, Exhibit 1102 Page 43 of 77

42

a source/drain region of said first MOS transfer transistor...") (Ex. 1103). Thus, one skilled in the art would understand that the p-well region 2 is part of silicon substrate 1 in the semiconductor structure disclosed in Sakamoto.

# d. [c]: "said gate being on said substrate juxtaposed to but not contacting said diffusion region"

85. Sakamoto discloses a gate (gate electrode 6) being on the substrate (silicon substrate 1 with p-well region 2).<sup>5</sup>

<sup>5</sup> Sakamoto shows the gate on top of a "field oxide film 4." Sakamoto at 7:17-29 (Ex. 1103). Applicant's purported conception documents also show the gate over the same field oxide (labeled "fox"). Accordingly, Sakamoto's gate is on the substrate, just like the '924 patent's gate is on the substrate.



Rule 131 Declaration, Exhibit A (Ex. 1106); Sakamoto at Fig. 1 (Ex. 1103).

Qualcomm, Exhibit 1102 Page 44 of 77



Sakamoto at Fig. 1, 6:52-58 ("A plug layer 15 of polycrystalline silicon directly connected to the n+ source/drain region 7 and gate electrode 6 is embedded within opening 16."), 7:17-32 ("a silicon substrate 1 … form gate electrodes 6, 6 of MOS transistors 20a, 22b…") (Ex. 1103); *see also id.* at claim 1, 2:23-32, 4:20-67, 6:39-7:7, 7:17-52, 12:57-58.

86. As shown in Figure 1, Sakamoto also discloses that the gate is juxtaposed to but not contacting the diffusion region (n+ source/drain region 7), as shown by the white space identified by the green arrow separating the gate from the diffusion region:

Qualcomm, Exhibit 1102 Page 45 of 77



87. The white region is an oxide film 5 that separates the gate from the diffusion region. Sakamoto at Fig. 1, 7:24-27 ("Oxide films 5 of 12 nm-15 nm thickness are formed on the surface of the p well 2.... Oxide films 5 form gate oxide films 5,5 of MOS transistors 20a, 20b.") (Ex. 1103); *see also id.* at 2:23-31, 6:42-45, 6:52-58, 6:66-7:7, 7:17-52, 12:57-58. This is identical to the structure shown above in Figure 3B of the '924 patent. '924 patent at Fig. 3B (Ex. 1101). Indeed, there would be no need for a plug to connect the gate and diffusion region if they were directly connected. *See, e.g., id.* at Figs. 1A, 1B, 1:24-2:10

(describing the prior art buried contact approach where gate and diffusion region are directly connected and there is no plug).  $^{6}$ 

# e. [d]: "said sidewall spacer being disposed above said diffusion region"

88. Figure 1 of Sakamoto discloses a sidewall spacer (sidewall spacer 9') disposed above the diffusion region (source/drain region 7):

<sup>&</sup>lt;sup>6</sup> As is shown in Figure 2B of the prior art, even the '924 patent notes that a gate being on said substrate juxtaposed to but not contacting said diffusion region, was known to a person of ordinary skill in the art at the time of the '924 patent:



'924 patent at prior art Fig. 2B, 2:15-20 ("a polysilicon gate 32 is first formed without direct contact with the diffusion regions 34 and 36 in a silicon substrate 40.") (Ex. 1101).

Qualcomm, Exhibit 1102 Page 47 of 77



Sakamoto at Fig. 1, 7:44-52 ("a sidewall spacer 9" is located in the "opening 16"), claims 6 and 9 (Ex. 1103).<sup>7</sup>

<sup>7</sup> As is shown in Figure 2B of the prior art, even the '924 patent notes that a sidewall spacer being disposed above the diffusion region was known to a person of ordinary skill in the art at the time of the '924 patent:



'924 patent at prior art Fig. 2B (Ex. 1101).

# f. [e]: "said via being in an insulating material on said gate."

89. Figure 1 of Sakamoto discloses a via (opening 16) in an insulating material (insulating layer 9) on the gate (gate electrode).



Sakamoto at Fig. 1, 7:40-47 ("Subsequently, a BPSG (BoroPhospho Silicate Glass) film is deposited on the whole surface of silicon substrate 1.... In this step, an interlevel insulating layer 9 having a planarized surface is formed."), 2:47-53 ("[a]n opening 16 is formed in interlevel insulating layer 9. Inside opening 16, gate electrode 6 of n channel MOS drive transistor 20a and one of n+ source/drain regions 7 of n channel MOS transfer transistor 22b is exposed.") (Ex. 1103); *see also id.* at Fig. 2, Abstract, claims 1, 4, and 7, 2:33-34, 3:60-63, 4:20-67, 5:3-6, 5:20-23, 5:35-38, 6:39-7:14, 7:47-52.

- 2. <u>Claim 8: "A method according to claim 7, wherein said diffusion region</u> <u>is an N+ or a P+ region."</u>
- 90. Sakamoto discloses that the diffusion region (n+ source/drain region

7) is "an N+ or a P+ region" (*i.e.*, an n+ region).<sup>8</sup> Specifically, Sakamoto discloses that the diffusion region is an "N+ ... region," because it expressly refers to the diffusion region as an "n+ source/drain region 7." Sakamoto at 6:52-58 ("An n+ source/drain region 7 [is] exposed at the bottom of opening 16."), 7:32-38 ("Thus, n+ source/drain regions 7 of four MOS transistors 20a, 20b, 22a, 22b are formed.") (Ex. 1103); *see also id.* at 2:22-29.

3. <u>Claim 9: "A method according to claim 7, wherein said insulating</u> <u>material is selected from the group consisting of silicon oxide and silicon</u> <u>nitride."</u>

91. Sakamoto discloses forming the insulating layer 9 from a BPSG

(BoroPhospho Silicate Glass) film. Sakamoto at 7:39-47 ("a BPSG (BoroPhospho Silicate Glass) film ... is softened and reflowed by heat treatment, so that a surface of the BPSG film is planarized. In this step, an interlevel insulating layer 9 ... is

<sup>&</sup>lt;sup>8</sup> Even the '924 patent notes that N+ and P+ diffusion regions were known to a person of ordinary skill in the art at the time of the '924 patent. *See* '924 patent at 1:15-2:11 ("In the semiconductor fabrication process, it is frequently required to make local interconnect between a gate polysilicon layer to N+ and P+ diffusion regions.") (Ex. 1101).

formed.") (Ex. 1103). A person of skill in the art would readily recognize that BPSG is a type of silicon oxide. *See* Hiatt (1994) at p. 185 ("Doped silicon oxides such as phosphosilicate glass (PSG) and borophosphosilicate glass (BPSG)...") (Ex. 1115); '924 patent at 3:61-63 ("an insulating layer 76 of *silicon oxide*"), 4:39 ("#13-Nit/*BPSG*"), 4:52 ("#13-Nit/*BPSG*") (Ex. 1101).

92. A person of ordinary skill would further recognize that silicon oxide and silicon nitride are commonly used interchangeably in semiconductor structures. For example, even the '924 patent itself, in discussing the "prior art interconnect" structures at column 1:15-2:45, discloses the interchangeability of the silicon oxide ("BPSG") with silicon nitride ("Nit"). '924 patent at 4:39 ("#13-*Nit/BPSG*"), 4:52 ("#13-*Nit/BPSG*") (Ex. 1101).

93. Thus, one skilled in the art would understand that Sakamoto discloses an insulating material selected from the group consisting of silicon oxide and silicon nitride, *i.e.*, formed of either silicon oxide or silicon nitride.

Qualcomm, Exhibit 1102 Page 51 of 77

- 4. <u>Claim 15: "A method according to claim 7, wherein said gate is a</u> polysilicon gate." / <u>Claim 17: "The method according to claim 7, wherein</u> said gate comprises polysilicon."
- 94. Sakamoto discloses that the gate electrode 6 comprises polysilicon and is, in fact, a polysilicon gate. <sup>9</sup> Polysilicon is also known as "polycrystalline silicon." *See* Cederbaum at 1:17 ("polycrystalline silicon (polysilicon)") (Ex. 1104); Seto (1975) at Introduction (Ex. 1116) ("polycrystalline silicon (polysilicon)"). Sakamoto discloses that the gate electrode 6 is "formed of polycrystalline silicon" (*i.e.* polysilicon). Sakamoto at 2:28-32, 2:49-52, 7:27-32 ("A polycide film formed of polycrystalline silicon 6a and refractory metal silicide 6b ... is patterned ... to form gate electrodes 6, 6 ....") (Ex. 1103).

# **B.** Ground II: Claims 10-12 are obvious in view of the combination of Sakamoto and Cederbaum

95. Dependent claims 10-12 add limitations specifying particular (and obvious design) choices for the material used in the conducting plug. Sakamoto,

<sup>9</sup> Even the '924 patent notes that a polysilicon gate was known to a person of ordinary skill in the art at the time of the '924 patent. *See* '924 patent at 2:11-32 ("a polysilicon gate 32 is first formed without direct contact with the diffusion regions 34 and 36 in a silicon substrate."), 1:15-1:24 ("In the semiconductor fabrication process, it is frequently required to make local interconnect between a gate polysilicon layer to N+ and P+ diffusion regions."), 1:25-2:11 (Ex. 1101).

when combined with Cederbaum renders obvious these claims under 35 U.S.C. § 103(a). Each of these claims depends from claim 7. Therefore the analysis with respect to claim 7 as set forth above in Ground I is incorporated by reference.

2. <u>Claim 10: "a method according to claim 7, wherein said electrically conducting plug is a metal plug" / Claim 11: "a method according to claim 7, wherein said electrically conducting plug is preferably a refractory metal plug" / Claim 12: "a method according to claim 7, wherein said electrically conducting plug is formed of a material selected from the group consisting of titanium, tantalum, molybdenum and tungsten"</u>

96. Sakamoto discloses an electrically conducting plug made of polycrystalline silicon. Sakamoto at 6:56-58 ("plug layer 15 of *polycrystalline silicon* directly connected to the n+ source/drain region 7 and gate electrode 6 is embedded within opening 16.") (Ex. 1103); *see also id.* at 6:66-7:13, 7:53-62, 8:7-21, 9:67-10:23.

97. <u>Claim 10</u>: Cederbaum discloses an electrically conducting plug (contact stud 30-2) which is a metal plug formed of tungsten, thereby disclosing the limitations of claim 10. Cederbaum at 9:31-65 ("[Prior to *tungsten (W) filling*, a titanium (Ti) layer is deposited [in] the first stud openings 28-1, 28-2 and 28-3.... Next, a thin titanium nitride (TiN) layer is formed over the titanium layer.... A *tungsten layer* is then deposited ... to entirely fill the first stud openings.... Planarization of the Ti-TiN and *W* [*i.e., tungsten*] composite layer produces first contact pads 29 and *first contact studs 30* in first stud openings 28."), claim 14 (Ex. 1104).

98. <u>Claim 11</u>: Cederbaum's tungsten metal plug (contact stud 30-2) is also a refractory metal plug, which meets the requirement of claim 11. *See, e.g.*, Cederbaum at 9:31-65, claim 14 (Ex. 1104); '924 patent at 1:53-54 ("A *refractory metal plug such as a tungsten plug* is then deposited...") (Ex. 1101); Nicholls at 6:41-60 ("refractory metal such as tungsten" and "[e]xamples of such selectively depositable refractory metals are tungsten, copper, molybdenum and tantalum.") (Ex. 1108).

99. <u>Claim 12</u>: Finally, as already stated above, Cederbaum discloses an electrically conducting plug (contact stud 30) formed of tungsten, which is a material selected from the group consisting of titanium, tantalum, molybdenum and *tungsten*, as required by claim 12. Cederbaum at 9:31-65, claim 14 (Ex. 1104).

Qualcomm, Exhibit 1102 Page 54 of 77 100. It would have been obvious for one skilled in the art to replace the polycrystalline plug 15 of Sakamoto with the refractory metal tungsten plug (contact stud 30) of Cederbaum for multiple reasons.<sup>10</sup>

101. First, both Sakamoto and Cederbaum describe the same type of devices directed to the same problem: improving the structure of transistors used in semiconductor devices—in particular, the problem of stacking transistors in a particular type of memory circuit called a Static Random Access Memory ("SRAM") cell. *See* Sakamoto at 1:29-32 ("a semiconductor device having a structure in which semiconductor elements are *stacked* on a substrate, a structure of an *SRAM (Static Random Access Memory)* will be described."), 1:13-16 (Ex. 1103); Cederbaum at 1:7-14 ("The present invention relates to … a method of forming *stacked*, self-aligned polysilicon gate PFET devices…. In particular, the method has applicability in the forming of *stacked* self-aligned polysilicon gate

<sup>&</sup>lt;sup>10</sup> Even the '924 patent notes that a tungsten refractory metal conducting plug was known to a person of ordinary skill in the art at the time of the '924 patent. *See* '924 patent at 1:50-56 ("A refractory metal plug such as a tungsten plug is then deposited into hole 24."), 2:23-32 ("After the deposition of a glue layer (not shown), metal plugs 44, 46 and 48 are deposited into the vias. After a tungsten plug etch back and a local interconnect masking/etching process…") (Ex. 1101).

PFETs ... in six device (6D) *SRAM cells*.") (Ex. 1104); *see also* '924 patent at 2:32-63, 4:10-15 (Ex. 1101).

102. In fact, Sakamoto and Cederbaum (and the '924 patent) disclose nearly identical structures with nearly identical components.



103. Like Figure 1 of Sakamoto, Figure 7 of Cederbaum shows an electrically conducting plug (contact stud 30-2) within an opening 28-2 (Figure 6) which contains a sidewall spacer 24 (Figure 4). The contact stud 30-2 directly connects a diffusion region (source/drain 21) to a gate (gate electrode 23-2). The source/drain 21 is formed in a substrate and is not directly connected to the gate electrode 23-2, which is substantially covered by an insulating material 26. Cederbaum at Figs. 4-7, 7:31-40, 7:37-52 ("N+ implanted active regions 21...

Qualcomm, Exhibit 1102 Page 56 of 77 constitute the source and drain regions of the NFETs," "[n]umeral[]...23-2 designate[s]...the gate electrode[] of NFETs...," and "[o]xide sidewalls or spacers 24 have been formed on the lateral sides of the polysilicon gate electrodes"), 8:26-39, 9:28-68, 13:31-37 (Ex. 1104).

104. Second, the particular material to be used for electrical conductivity would have been a simple design choice to one of ordinary skill in the art. It was known that there were multiple materials that could be used to make an electrical connection between different parts of a transistor. *See, e.g.*, Nicholls at 6:41-54 (explaining "an advantage of using a refractory metal such as tungsten over aluminium" as a plug), 6:55-60 ("The present invention is not limited to the use of tungsten [as a plug] but can be carried out utilising any refractory metal ... which preferably can be selectively deposited into a contact hole. Examples of such selectively depositable refractory metals are tungsten, copper, molybdenum and tantalum.") (Ex. 1108). The use of a refractory metal is thus a mere implementation detail which one skilled in the art would have known about and been motivated to use.

105. Third, as both Sakamoto and Cederbaum explain, there are advantages to using an electrically conducting plug formed of a refractory metal, such as tungsten (as in Cederbaum) instead of a polycide film formed from polycrystalline silicon and a metal (as in Sakamoto). Sakamoto describes the benefits of increased

> Qualcomm, Exhibit 1102 Page 57 of 77

56

conductivity of the plug and increased conductivity and ohmic contact between the plug and other components, such as the source/drain region 7. See Sakamoto at 8:5-12 ("Impurity ion is ion-implanted into polycrystalline silicon plug layer 15 ... in order to provide conductivity."), 2:28-32, 2:62-64, 6:58-63, 7:3-7 ("ohmic contact of interconnection layer 8a, polycrystalline silicon plug layer 15, and source/drain region 7 can be obtained by having titanium silicide layer 11 interposed between interconnection layer 8a and polycrystalline silicon plug layer 15."), 7:26-28, 10:5-8 ("Fine ohmic contact can be also provided between the silicon plug layer and the upper interconnection layer of p type conductivity by interposing a refractory metal silicide layer etc.") (Ex. 1103). Cederbaum then describes a tungsten conducting plug (contact stud 30-2) that has the better conductivity and lower resistivity as compared to a polycide/polycrystalline silicon plug (like Sakamoto's plug). Cederbaum at 4:39-41 ("[p]olycide is a quite good conductive material, however it is known to exhibit higher resistivities than metal."), 9:32-34 ("filling the first stud openings with a highly conductive material (typically a metal, such as tungsten)"), 6:47-48 ("[t]he [conventional] N+/P+ diode contact structure is replaced by a tungsten contact stud forming an ohmic contact.") (Ex. 1104).

> Qualcomm, Exhibit 1102 Page 58 of 77

## IX. AVAILABILITY FOR CROSS-EXAMINATION

106. In signing this declaration, I recognize that the declaration will be filed as evidence in a case before the Patent Trial and Appeal Board of the United States Patent and Trademark Office. I also recognize that I may be subject to cross examination in the case and that cross examination will take place within the United States. If cross examination is required of me, I will appear for cross examination within the United States during the time allotted for cross examination.

## X. RIGHT TO SUPPLEMENT

107. I reserve the right to supplement my opinions in the future to respond to any arguments that Patent Owner raises and to take into account new information as it becomes available to me.

U.S. Patent No. 5,965,924 Claims 7-12, 15 and 17

### Jurat

108. I declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1101 of Title 18 of the United States Code.

Dated: June II, 2016

Richard Blanchard

Dr. Richard Blanchard

Qualcomm, Exhibit 1102 Page 60 of 77

U.S. Patent No. 5,965,924 Claims 7-12, 15 and 17

# APPENDIX A

Qualcomm, Exhibit 1102 Page 61 of 77

# Richard A. Blanchard, Ph.D.

### **Professional Profile**

Dr. Blanchard has over 40 years of combined industry, research, academic, and consulting experience. His research covers semiconductor device and electronics design, semiconductor device physics, semiconductor manufacturing processes and equipment, failure analysis, and reverse engineering of semiconductor devices and electronic circuits. Dr. Blanchard is a named inventor on more than 200 issued U.S. patents. As a result, he has been involved in numerous patent and trade secret litigation matters including a number of ITC proceedings. He has also authored or co-authored books and articles dealing with semiconductor design, process development, and failure analysis.

Dr. Blanchard has worked at Blanchard Associates, Los Altos, Silicon Valley Expert Witness Group, Mountain View, Exponent Failure Analysis Associates, Inc., Menlo Park, CA, IXYS Corporation, San Jose, Siliconix, Inc. Santa Clara, Supertex, Inc. Sunnyvale, Cognition, Inc. Mountain View, Foothill College, Los Altos Hills, and at Fairchild Semiconductor, Mountain View, CA.

#### **Credentials and Professional Affiliations**

1982	Stanford University	Ph.D., Electrical Engineering
1970	M.I.T.	MSEE
1968	M.I.T.	BSEE

- Senior Member, Institute of Electrical and Electronics Engineers
- Member, Electronic Device Failure Analysis Society
- Member, International Microelectronics & Packaging Society
- Member, American Vacuum Society
- Member, National Fire Protection Association
- Court Appointed Special Master

#### Page 1

Qualcomm, Exhibit 1102 Page 62 of 77

#### Patents

Patent Number	Date Issued	<u>Title</u>
9,362,348	6/7/2016	Method of manufacturing a light emitting, power generating, Or other electronic apparatus
9,356,595	5/31/2016	Bidirectional two-base bipolar junction transistor devices,
	с й.	operation, circuits, and systems with collector-side base driven,
		diode-mode turn-on, double base short at initial turn-off, and two
		base junctions clamped by default
9,355,853	5/31/2016	Systems and methods for bidirectional device fabrication
9,349,928	5/24/2016	Method of manufacturing a printable composition of a liquid or gel
		suspension of diodes
9,343,593	5/17/2016	Printable composition of a liquid or gel suspension of diodes
9,337,262	5/10/2016	Structures and methods with reduced sensitivity to surface charge
9,316,362	4/19/2016	LED lighting apparatus formed by a printable composition of a
		liquid or gel suspension of diodes and methods of using same
9,306,048	4/05/2016	Dual depth trench-gated MOS controlled thyristor with well-
		defined turn-on characteristics
9,263,573	2/16/2016	Power semiconductor devices, structures and related methods
9,236,528	1/12/2016	Light emitting, photovoltaic or other electronic apparatus and system
9,236,527	1/5/2016	Light emitting, photovoltaic or other electronic apparatus and
		system
9,231,582	12/8/2015	Bidirectional two-phase bipolar junction transistor devices,
		operation, circuits and systems with diode-mode-turn-on and
		collector-side base driven
9,209,798	12/8/2015	Bidirectional two-phase bipolar junction transistor operation,
		circuit and systems with two base junctions clamped by default
9,209,713	12/1/2015	Bidirectional two-phase bipolar junction transistor operation,
		circuit and systems with two base junctions clamped by default
9,203,401	12/1/2015	Bidirectional two-phase bipolar junction transistor operation,
ando - Windowendo - Victoria Schemister		circuit and systems with base short at initial turn-off
9,203,400	12/1/2015	Bidirectional two-phase bipolar junction transistor operation,
		circuit and systems with diode-mode turn-on
9,200,758	11/17/2015	LED lighting apparatus formed by a printable composition of a
0.100.004		liquid of gel suspension of diodes and methods of using same
9,190,894	11/3/2015	Bidirectional two-phase bipolar junction by a printable composition
0 100 104	0.000.0001.5	of a liquid or gel suspension of diodes and method of using same
9,130,124	9/08/2015	Diode for a Printable Composition
9,123,705	9/01/2015	Conductive Ink for Filling Vias
9,105,812 9,099,568	8/11/2015	Diode for a Printable Composition
	8/04/2015	Three-Terminal Printed Devices. Interconnected as Circuits
9,082,648 9,076,861	7/14/2015	Vertical Insulated-gate turn-off device having a planar gate
9,059,710	7/07/2015	Schottky and MOSFET and Schottky structures, devices and motheds
2,002,710	6/16/2015	methods
		Systems, circuits, devices, and methods with bidirectional bipolar

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 2

Qualcomm, Exhibit 1102 Page 63 of 77

9,054,707	6/09/2015	transistors
		Systems, circuits, devices, and methods with bidirectional bipolar
9,054,706	6/09/2015	transistors
0.040440		Systems, circuits, devices, and methods with bidirectional bipolar
9,048,118	6/02/2015	transistors
9,035,350	5/19/2015	Lateral transistors with low-voltage drop shunt to body diode
0.000.000	E /10 /001 F	Systems, circuits, devices, and methods with bidirectional bipolar
9,029,909	5/12/2015	transistors
		Systems, circuits, devices, and methods with bidirectional bipolar transistors
9,024,379	5/5/2015	Trench transistors and methods with low-voltage-drop shunt to
,, <u>,,,,,,,</u> ,,,,,,,,,,,,,,,,,,,,,,,,,,,	0,0,2010	body diode
9,018,833	4/28/2015	Apparatus with Light Emitting or Absorbing Diodes
8,940,627	1/27/2015	Conductive link for Filling Vias
8,937,502	1/20/2015	Lateral Insulated Gate Turn-off Devices
8,890,238	11/18/2014	
		Power Semiconductor Devices, structures and related methods
8,878,238	11/4/2014	MCT device with base-width-determined latching and non-latching states
8,878,237	11/4/2014	Active edge structures providing uniform current flow in insulated
		gate turn-off thyristors
8,877,101	11/4/2014	Method of manufacturing a light emitting, power generating or
		other electronic apparatus
8,852,467	10/7/2014	Method of Manufacturing a printable composition of a liquid or gel
		suspension of diodes
8,847,307	9/30/2014	Power semiconductor devices, methods, and structures with
0.014.458		embedded dielectric layers containing permanent charges
8,846,457	9/30/2014	Printable composition of a liquid or gel suspension of diodes
8,809,126 8,803,191	8/19/2014	Printable composition of a liquid or gel suspension of diodes
0,003,191	8/12/2014	Systems, Devices, and Methods with Integrable FET-Controlled Lateral Thyristors
8,753,947	6/17/2014	Method of Manufacturing a Light Emitting. Photovoltaic or other
antan in		Electronic Apparatus and Systems
8,753,946	6/17/2014	Method of Manufacturing a Light Emitting. Photovoltaic or other
		Electronic Apparatus and Systems
8,742,912	06/03/2014	Self-powered sensor system for monitoring tire pressure
8,742,456	06/03/2014	Integrating a Trench-gated Thyristor with a Trench-gated Rectifier
8,723,408	05/13/2014	Diode for Printable Composition
8,704,301	04/22/2014	Devices, Methods, and systems with MOS-gated Trench-to-trench
0 704 005	04/00/0014	Lateral Current Flows
8,704,295 8,679,903	04/22/2014 03/25/2014	Schottky and MOSFET+Schottky Structures, Devices and Methods
8,674,593	03/18/2014	Vertical quadruple conduction channel insulated gate transistor
8,669,612 B2		Diode for a printable composition
8,643,055 B2	03/11/2014 02/14/2014	Technique for Forming the Deep Doped Columns in Superjunction
8,581,341 B2	11/12/2013	Series Current Limiter Device
		Power MOSFET with Embedded Recessed Field Plate and Methods
Resume of Ric Printed: 06/09/16	hard A. Blanch	ard, Ph.D. Page 3

Qualcomm, Exhibit 1102 Page 64 of 77

#### of Fabrication

8,580,644 B2	11/12/2013	Multi-Level Lateral floating Coupled Capacitor Transistor Structures
8,575,688 B2	11/5/2013	Trench Device Structure and Fabrication
8,569,117 B2	10/29/2013	Systems and Methods Integrating Trench-Gated Thyristor with Trench-Gated Rectifier
8,513,732 B2	08/20/2013	High Voltage Power MOSFET having low on-resistance
8,456,393	06/04/2013	Method of Manufacturing a Light Emitting, Photovoltaic or other Electronic Apparatus and System
8,456,392	06/04/2013	Method of Manufacturing a Light Emitting, Photovoltaic or other Electronic Apparatus and System
8,450,795	05/28/2013	Technique for Forming the Deep Doped Columns in Superjunction
8,415,879	04/09/2013	Diode for Printable Composition
8,395,568	03/12/2013	Light Emitting, Photovoltaic or other Electronic Apparatus and System
8,390,060	03/05/2013	Power Semiconductor Devices, Structures, and Related Methods
8,384,630	02/26/2013	Light Emitting Photovoltaic or other Electronic Apparatus and System
8,354,711	01/15/2013	Power MOSFET and its Edge Termination
8,330,217	12/11/2012	Devices, Methods, and Systems with MOS-Gated Trench-to-Trench Lateral, Current Flow
8,330,213	12/11/2012	Power Semiconductor Devices, Methods, and Structures with Embedded Dielectric Layers Containing Permanent Charges
8,319,278	11/27/2012	Power Device Structures and Methods Using Empty Space Zones
8,310,006	11/13/2012	Devices, Structures, and Methods using Self-aligned Resistive
		Source Extensions
8,193,565	06/05/2012	Multi-level Lateral Floating Coupled Capacitor Transistor Structures
8,133,768	03/13/2012	Method of Manufacturing a Light Emitting Photovoltaic or Other Electronic Apparatus and System
8,049,271	11/01/2011	Power Semiconductor Device Having a Voltage Sustaining Layer with a Terraced Trench Formation of Floating Islands
7,989,293	08/02/2011	Trench Device Structure and Fabrication
7,825,492	11/02/2010	Isolated Vertical Power Device Structure with Both N-Doped and P-Doped Trenches
7,745,885	06/29/2010	High Voltage Power MOSFET Having Low On-Resistance
7,736,976	06/15/2010	Method for Fabricating a Power Semiconductor Device Having a Voltage Sustaining Layer with a Terraced Trench Facilitating Formation of Floating Islands
7,705,397	04/27/2010	Devices, Methods, and Systems with MOS-Gated Trench-to-Trench Lateral Current Flow
7,704,842	04/27/2010	Lateral High-Voltage Transistor with Vertically-Extended Voltage- Equalized Drift Region
7,586,165	09/08/2009	Microelectromechanical Systems (MEMS) Device Including a Superlattice

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 4

Qualcomm, Exhibit 1102 Page 65 of 77

7,586,148	09/08/2009	Power Semiconductor Device Having a Voltage Sustaining Region
7,557,394	07/07/2009	that Includes Doped Columns Formed by Terraced Trenches High-Voltage Transistor Fabrication with Trench Etching
7,544,544	06/09/2009	Technique
7,535,041	05/19/2009	Low Capacitance Two-Terminal Barrier Controlled TVS Diodes
7,000,041	03/19/2009	Method for Making a Semiconductor Device Including Regions of Band-Engineered Semiconductor Superlattice to Reduce Device-On Resistance
7,531,850	05/12/2009	Semiconductor Device Including a Memory Cell with a Negative Differential Resistance (NDR) Device
7,531,829	05/12/2009	Semiconductor Device Including Regions of Band-Engineered Semiconductor Superlattice to Reduce Device-On Resistance
7,504,305	03/17/2009	Technique for Forming the Deep Doped Regions in Superjunction Devices
7,473,966	01/06/2009	Oxide-Bypassed Lateral High Voltage Structures and Methods
7,442,584	10/28/2008	Isolated Vertical Power Device Structure with Both N-Doped and
		P-Doped Trenches
7,411,249	08/12/2008	Lateral High-Voltage Transistor with Vertically-Extended Voltage-
		Equalized Drift Region
7,397,097	07/08/2008	Integrated Released Beam Layer Structure Fabricated in Trenches
		and Manufacturing Method Thereof
7,339,252	03/04/2008	Semiconductor Having Thick Dielectric Regions
7,304,347	12/04/2007	Method for Fabricating a Power Semiconductor Device Having a
		Voltage Sustaining Layer with a Terraced Trench Facilitating Formation of Floating Islands
7,244,970	07/17/2007	Low Capacitance Two-Terminal Barrier Controlled TVS Diodes
7,224,027	05/29/2007	High Voltage Power MOSFET Having a Voltage Sustaining Region
		that Includes Doped Columns Formed by Trench Etching and Diffusion from Regions of Oppositely Doped Polysilicon
7,202,494	04/10/2007	FinFET Including a Superlattice
7,199,427	04/03/2007	DMOS Device with a Programmable Threshold Voltage
7,138,289	11/21/2006	Technique for Fabricating Multilayer Color Sensing Photodetectors
7,094,621	08/22/2006	Fabrication on Diaphragms and "Floating" Regions of Single Crystal Semiconductor for MEMS Devices
7,091,552	08/15/2006	High Voltage Power MOSFET Having a Voltage Sustaining Region
	10 00 000 00000	that Includes Doped Columns Formed by Trench Etching and Ion
7,084,455	08/01/2006	Implantation Power Semiconductor Device Herring a Valtage Sectoring - Region
,,001,100	00/01/2000	Power Semiconductor Device Having a Voltage Sustaining Region that Includes Terraced Trench with Continuous Doped Columns
		Formed in an Epitaxial Layer
7,067,376	06/27/2006	High Voltage power MOSFET Having Low On-Resistance
7,061,072	06/13/2006	Integrated Circuit Inductors Using Driven Shields
7,023,069	04/04/2006	Method for Forming Thick Dielectric Regions Using Etched
		Trenches
7,019,360	03/28/2006	High Voltage Power MOSFET Having a Voltage Sustaining Region
		that Includes Doped Columns Formed by Trench Etching Using an
-		Etchant Gas that is also a Doping Source

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 5 Qualcomm, Exhibit 1102 Page 66 of 77

7,015,104	03/21/2006	Technique for Forming the Deep Doped Columns in Superjunction
6,992,350	01/31/2006	High Voltage Power MOSFET Having Low On-Resistance
6,949,432	09/27/2005	Trench DMOS Transistor Structure Having a Low Resistance Path
6,921,938	07/26/2005	to a Drain Contact Located on an Upper Surface
0,721,730	07/26/2005	Double Diffused Field Effect Transistor Having Reduced On- Resistance
6,906,529	06/14/2005	Capacitive Sensor Device With Electrically Configurable Pixels
6,882,573	04/19/2005	DMOS Device with a Programmable Threshold Voltage
6,861,337	03/01/2005	Method for Using a Surface Geometry for a MOS-Gated Device in the Manufacture of Dice Having Different Sizes
6,812,526	11/02/2004	Trench DMOS Transistor Structure Having a Low Resistance Path
6 910 056	11 100 1000 1	to a Drain Contact Located on an Upper Surface
6,812,056	11/02/2004	Technique for Fabricating MEMS Devices Having Diaphragms of "Floating" Regions of Single Crystal Material
6,794,251	09/21/2004	Method of Making a Power Semiconductor Device
6,790,745	09/14/2004	Fabrication of Dielectrically Isolated Regions of Silicon in a Substrate
6,777,745	08/17/2004	Symmetric Trench MOSFET Device and Method of Making Same
6,750,523	06/15/2004	Photodiode Stacks for Photovoltaic Relays and the Method of
		Manufacturing the Same
6,750,104	06/15/2004	High Voltage Power MOSFET Having a Voltage Sustaining Region
		that Includes Doped Columns Formed by Trench Etching Using an
		Etchant Gas that is also a Doping Source
6,734,495	05/11/2004	Two Terminal Programmable MOS-Gated Current Source
6,730,963	05/04/2004	Minimum Sized Cellular MOS-Gated Device Geometry
6,724,044	04/20/2004	MOSFET Device Having Geometry that Permits Frequent Body
		Contact
6,724,039	04/20/2004	Semiconductor Device Having a Schottky Diode
6,713,351	03/30/2004	Double Diffused Field Effect Transistor Having Reduced On- Resistance
6,710,414	03/23/2004	Surface Geometry for a MOS-Gated Device that Allows the
	//	Manufacture of Dice Having Different Sizes
6,710,400	03/23/2004	Method for Fabricating a High Voltage Power MOSFET Having a
		Voltage Sustaining Region that Includes Doped Columns Formed by Rapid Diffusion
6,689,662	02/10/2004	Method of Forming a High Voltage Power MOSFET Having Low
0,000,000	02,10,2004	On-Resistance
6,686,244	02/03/2004	Power Semiconductor Device Having a Voltage Sustaining Region
-,,	02,00,2001	that Includes Doped Columns Formed with a Single Ion
		Implantation Step
6,660,571	12/09/2003	High Voltage Power MOSFET Having Low On-Resistance
6,656,797	12/02/2003	High Voltage Power MOSFET Having a Voltage Sustaining Region
-,,	12,00,2000	that Includes Doped Columns Formed by Trench Etching and Ion
		Implantation
6,649,477	11/18/2003	Method for Fabricating a Power Semiconductor Device Having a
		Voltage Sustaining Layer with a Terraced Trench Facilitating
		Formation of Floating Islands
D		

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 6

Qualcomm, Exhibit 1102 Page 67 of 77

6,627,949	09/30/2003	High Voltage Power MOSFET Having Low On-Resistance
6,624,494	09/23/2003	Method for Fabricating a Power Semiconductor Device Having a Floating Island Voltage Sustaining Layer
6,621,107	09/16/2003	Trench DMOS Transistor with Embedded Trench Schottky Rectifier
6,593,619	07/15/2003	High Voltage Power MOSFET Having Low On-Resistance
6,593,174	07/15/2003	Field Effect Transistor Having Dielectrically Isolated Sources and
-,		Drains and Method for Making Same
6,576,516	06/10/2003	High Voltage Power MOSFET Having a Voltage Sustaining Region
		that Includes Doped Columns Formed by Trench Etching and
		Diffusion from Regions of Oppositely Doped Polysilicon
6,566,201	05/20/2003	Method for Fabricating a High Voltage Power MOSFET Having a
		Voltage Sustaining Region that Includes Doped Columns Formed
		by Rapid Diffusion
6,538,279	03/25/2003	High-Side Switch with Depletion-Mode Device
6,492,663	12/10/2002	Universal Source Geometry for MOS-Gated Power Devices
6,479,352	11/12/2002	Method of Fabricating High Voltage Power MOSFET Having Low
		On-Resistance
6,472,709	10/29/2002	Trench DMOS Transistor Structure Having a Low Resistance Path
		to a Drain Contact Located on an Upper Surface
6,468,866	10/22/2002	Single Feature Size MOS Technology Power Device
6,465,304	10/15/2002	Method for Fabricating a Power Semiconductor Device Having a
		Floating Island Voltage Sustaining Layer
6,432,775	08/13/2002	Trench DMOS Transistor Structure Having a Low Resistance Path
		to a Drain Contact Located on an Upper Surface
6,420,764	07/16/2002	Field Effect Transitor (sic. Transistor) Having Dielectrically Isolated
		Sources and Drains and Methods for Making Same
6,403,427	06/11/2002	Field Effect Transistor Having Dielectrically Isolated Sources and
( 000 0/1	0 < 10 ( 10 0 0 0	Drains and Method for Making Same
6,399,961	06/04/2002	Field Effect Transistor Having Dielectrically Isolated Sources and
( )() ()	04/00/0000	Drains and Method for Making Same
6,369,426	04/09/2002	Transistor with Integrated Photodetector for Conductivity
6,368,918	04/00/2002	Modulation
0,300,910	04/09/2002	Method of Fabricating Nan (sic. an) Embedded Flash EEPROM
6,331,794	12/18/2001	with a Tunnel Oxide Grown on a Textured Substrate
6,316,336	12/18/2001	Phase Leg with Depletion-Mode Device
0,010,000	11/13/2001	Method for Forming Buried Layers with Top-Side Contacts and the
6,291,845	09/18/2001	Resulting Structure
6,272,050	08/07/2001	Fully-Dielectric-Isolated FET Technology Method and Apparatus for Providing an Embedded Flash-
0,272,000	00/07/2001	EEPROM Technology
6,239,752	05/29/2001	Semiconductor Chip Package that is also an Antenna
6,225,662	05/01/2001	Semiconductor Structure with Heavily Doped Buried Breakdown
		Region
6,215,170	04/10/2001	Structure for Single Conductor Acting as Ground and Capacitor
		Plate Electrode Using Reduced Area
6,198,114	03/06/2001	Field Effect Transistor Having Dielectrically Isolated Sources and
Resume of Richard A. Blanchard,		
Printed: 06/09/16		

Qualcomm, Exhibit 1102 Page 68 of 77

6,669,38505/30/2000Trench MOS-Gated Device6,064,10905/16/2000Baliast Resistance for Producing Varied Emitter Current Flow Along the Emitter's Injecting Edge6,046,47304/04/2000Structure and Process for Reducing the On-Resistance of MOS- Gated Power Devices6,011,29801/04/2000High Voltage Termination with Buried Field-Shaping Region Single Feature Size MOS Technology Power Device5,981,39811/09/1999Single Feature Size MOS Technology Power Device Sy81,9985,981,31111/09/1999Fully-Dielectric-Isolated FET Technology Burled Emitter Patterns5,897,35505/27/1999Method of Making a Merged Device with Aligned Trench FET and Buried Emitter Patterns5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,866,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,873,35205/27/1999Method of Making A Europeristically Isolated Sources and Drains5,881,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Cermanium Channel5,773,32806/30/1998Method of Making A Fully-Dielectric-Isolated FET Sof2/61/19985,774,32806/30/1998Method of Making A Trench MOS-Gated Device with A Minimum Number of Masks5,701,02312/23/199Insulated Cate Semiconductor Device Typically Having Subarface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,669,03711/25/1997			Drains and Method for Making Same
6,064,10905/16/2000Ballast Resistance for Producing Varied Emitter Current Flow Along the Emitter's Injecting Edge6,046,47304/04/2000Structure and Process for Reducing the On-Resistance of MOS- Gated Power Devices6,011,29801/04/2000High Voltage Termination with Buried Field-Shaping Region 5,985,7215,985,72111/16/1999Single Feature Size MOS Technology Power Device5,981,99811/09/1999Single Feature Size MOS Technology Power Device5,981,31811/09/1999Fully-Dielectric-Isolated FET Technology5,960,27709/28/1999Method of Making a Merged Device with Aligned Trench FET and Buried Emitter Patterns5,897,35505/27/1999Method of Manufacturing Insulated Gate Semiconductor Device to Improve Ruggedness5,866,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,856,69601/05/1999Fired Effect Device with Polycrystalline Silicon/Germanium Channel5,878,54908/25/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,778,32806/30/1998Method of Making A Fully-Dielectric-Isolated FET Si/56,3865,7708,28901/13/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Suburface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,664,03709/12/1997Integrated Structure Current Sensing R	6,069,385	05/30/2000	
Along the Emitter's Injecting Edge6,046,47304/04/2000Structure and Process for Reducing the On-Resistance of MOS-Gated Power Devices6,011,29801/04/2000High Voltage Termination with Buried Field-Shaping Region5,981,99811/09/1999Single Feature Size MOS Technology Power Device5,981,98111/09/1999Fully-Dielectric-Isolated FET Technology Power Device5,981,31811/09/1999Method of Making a Merged Device with Aligned Trench FET and Buried Emitter Patterns5,897,33505/27/1999Method of Manufacturing Insulated Gate Semiconductor Device to Improve Ruggedness5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,866,66601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,881,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,785,54908/25/1988Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET Silicon/Germanium Channel5,708,28901/13/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,770,28901/21/1979Insulated Gate Semiconductor Devices5,778,28901/13/1988Method Of Making A Fully-Dielectric-Isolated FET Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5	6,064,109		
6.046,473 04/04/2000 Structure and Process for Reducing the On-Resistance of MOS-Gated Power Devices   6.011,298 01/04/2000 High Voltage Termination with Buried Field-Shaping Region   5.985,721 11/16/1999 Single Feature Size MOS Technology Power Device   5.981,313 11/09/1999 Fully-Dielectric-Isolated FET Technology   5.980,735 05/27/1999 Method of Making a Merged Device with Aligned Trench FET and Buried Emitter Patterns   5.869,371 02/09/1999 Structure and Process for Reducing the On-Resistance of MOS-gated Power Devices   5.866,696 01/05/1999 Structure and Process for Reducing the On-Resistance of MOS-gated Power Devices   5.866,696 01/05/1999 Field Effect Transistor Having Dielectrically Isolated Sources and Drains   5.821,136 10/13/1998 Inverted Field-Effect Device with Polycrystalline Silicon/Cermanium Channel   5.801,396 09/01/1998 Inverted Field-Effect Device with Polycrystalline Silicon/Cermanium Channel   5.773,328 06/30/1998 Method Of Making Trench MOS-Gated Device with A Minimum Number of Masks   5.710,433 01/20/1998 Merged Device with Aligned Trench FET and Buried Emitter Patterns   5.708,289 01/13/1988 Merged Device with Aligned Trench FET and Buried Emitter Patterns   5.708,28			
Gated Power Devices6,011,29801/04/2000High Voltage Termination with Buried Field-Shaping Region5,985,72111/16/1999Single Feature Size MOS Technology Power Device5,981,99811/09/1999Fully-Dielectric-Isolated FET Technology5,960,27709/28/1999Method of Making a Merged Device with Aligned Trench FET and Buried Emitter Patterns5,897,35505/27/1999Method of Manufacturing Insulated Gate Semiconductor Device to Improve Ruggedness5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,786,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET Silicon/Germanium Channel5,7708,28901/13/1998Method Of Making A Fully-Dielectric-Isolated FET Silicon/Germanium Channel5,7704,43301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS-Gated Semiconductor Devices5,668,02509/16/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,6648,67007/15/1997Trench MOS	6,046,473	04/04/2000	
5,985,72111/16/1999Single Feature Size MOS Technology Power Device5,981,31811/09/1999Fully-Dielectric-Isolated FET Technology5,960,27709/28/1999Method of Making a Merged Device with Aligned Trench FET and Buried Emitter Patterns5,897,35505/27/1999Method of Manufacturing Insulated Gate Semiconductor Device to Improve Ruggedness5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,704,4301/20/1988Merged Device with Aligned Trench FET and Buried Emitter Patterns5,704,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Devices Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,668,07009/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,668,07009/102/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,668,07009/102/1997Method of Making Increased Density MOS-Gated Semiconductor Devices			
5,985,72111/16/1999Single Feature Size MOS Technology Power Device5,981,31811/09/1999Single Feature Size MOS Technology5,981,31811/09/1999Fully-Dielectric-Isolated FET Technology5,960,27709/28/1999Method of Making a Merged Device with Aligned Trench FET and Buried Emitter Patterns5,897,35505/27/1999Method of Maufacturing Insulated Gate Semiconductor Device to Improve Ruggedness5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/198Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/198Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,785,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET S/76,3865,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,648,07009/13/1999Pad Protection of Body Region for Improved Ruggedness5,648,07009/16/1997Integrated Structure Current Sensing Resistor For Power Devices5,648,07009/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,648,07009/16/1997Trench MOS-Gated Device with A Minimum Number of Masks5,6	6,011,298	01/04/2000	High Voltage Termination with Buried Field-Shaping Region
5,981,99811/09/1999Single Feature Size MOS Technology Power Device5,981,31811/09/1999Fully-Dielectric-Isolated FET Technology5,960,27709/28/1999Method of Making a Merged Device with Aligned Trench FET and Buried Emitter Patterns5,897,35505/27/1999Method of Manufacturing Insulated Gate Semiconductor Device to Improve Ruggedness5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,866,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,773,32806/30/1998Method of Making A Fully-Dielectric-Isolated FET5,765,38605/26/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,771,44301/20/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Semiconductor Devices5,664,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,664,03709/02/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,664,03709/02/1997Method of Making a FET with Dielectrically	5,985,721	11/16/1999	Single Feature Size MOS Technology Power Device
5,981,31811/09/1999Fully-Dielectric-Isolated FET Technology5,960,27709/28/1999Method of Making a Merged Device with Aligned Trench FET and Buried Emitter Patterns5,897,35505/27/1999Method of Manufacturing Insulated Gate Semiconductor Device to Improve Ruggedness5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method of Making Tench MOS-Gated Device with A Minimum Number of Masks5,701,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,668,03706/10/1997Trench MOS-Gated Device with A Minimum Number of Masks5,668,03709/02/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,668,03509/16/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks <td< td=""><td>5,981,998</td><td>11/09/1999</td><td></td></td<>	5,981,998	11/09/1999	
Buried Emitter Patterns5,897,35505/27/1999Method of Manufacturing Insulated Gate Semiconductor Device to Improve Ruggedness5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET Si756,3865,704,43301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,668,03709/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,668,03709/02/1997Composite Power with a Minimum Number of Masks5,663,07909/02/1997Cell with Self-Aligned Contacts5,640,03706/17/1997Crench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/199	5,981,318	11/09/1999	
Buried Emitter Patterns5,897,35505/27/1999Method of Manufacturing Insulated Gate Semiconductor Device to Improve Ruggedness5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method of Making A Fully-Dielectric-Isolated FET Semiconductor Devices5,710,43301/20/1998Metged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,30706/10/1997Composite Power Transistor Structures Using Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,648,67007/15/1997Trench MOS-Gated Device with a	5,960,277	09/28/1999	Method of Making a Merged Device with Aligned Trench FET and
Improve Ruggedness5,869,37102/09/19995,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/199810/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/19985,801,39609/01/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method of Making A Fully-Dielectric-Isolated FET S,756,3865,701,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/19987,701,02312/23/199712/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/19975,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/19977,1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/19975,641,03706/17/19975,642,67007/15/19977,1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/19977,1997Cell with Self-Aligned Contacts5,637,88906/10/19976,648,67007/15/19977,1997Process for Manufacturing a Vertical Switched-Emitter S			
5,869,37102/09/1999Structure and Process for Reducing the On-Resistance of MOS- gated Power Devices5,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/198Method of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,701,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,6640,03706/17/1997Trench MOS-Gated Device with a Minimum Number of Masks5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation<	5,897,355	05/27/1999	Method of Manufacturing Insulated Gate Semiconductor Device to
gated Power Devices5,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,664,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/10/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Crees for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned			Improve Ruggedness
5,856,69601/05/1999Field Effect Transistor Having Dielectrically Isolated Sources and Drains5,821,13610/13/1988Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,664,07007/15/1997Trench MOS-Gated Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Density MOS-Gated Semiconductor Devices5,648,67006/10/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method	5,869,371	02/09/1999	
Drains5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET 5,756,3865,710,44301/20/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,701,04301/20/1998Pad Protection Diode Structure 5,701,0235,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,661,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned			с. С.
5,821,13610/13/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum 	5,856,696	01/05/1999	
Silicon/Germanium Channel5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,664,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/10/1997Cell with Self-Aligned Contacts5,647,08906/10/1997Cell with Self-Aligned Contacts5,647,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned			
5,801,39609/01/1998Inverted Field-Effect Device with Polycrystalline Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,710,44301/20/1998Metred Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,664,03709/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/10/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,821,136	10/13/1998	
Silicon/Germanium Channel5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,668,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/10/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Process for Pransistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5 001 007	00/04/4000	
5,798,54908/25/1998Conductive Layer Overlaid Self-Aligned MOS-Gated Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,668,02509/16/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,801,396	09/01/1998	
Semiconductor Devices5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,647,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/19975,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	E 700 E 40	00/05 4000	
5,773,32806/30/1998Method Of Making A Fully-Dielectric-Isolated FET5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,798,549	08/25/1998	
5,756,38605/26/1998Method of Making Trench MOS-Gated Device with A Minimum Number of Masks5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	E 777 770	07/20/1000	
Number of Masks5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned			
5,710,44301/20/1998Merged Device with Aligned Trench FET and Buried Emitter Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,756,566	05/26/1998	
Patterns5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5 710 443	01/20/1008	
5,708,28901/13/1998Pad Protection Diode Structure5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,710,445	01/20/1996	
5,701,02312/23/1997Insulated Gate Semiconductor Device Typically Having Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,708,289	01/13/1998	
Subsurface-Peaked Portion of Body Region for Improved Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Frocess for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996			
Ruggedness5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned			
5,691,55511/25/1997Integrated Structure Current Sensing Resistor For Power Devices Particularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned			
Berticularly For Overload Self-Protected Power MOS Devices5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996	5,691,555	11/25/1997	
5,668,02509/16/1997Method of Making a FET with Dielectrically Isolated Sources and Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned			
Drains5,663,07909/02/1997Method of Making Increased Density MOS-Gated Semiconductor Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,668,025	09/16/1997	
Devices5,648,67007/15/19975,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996			
Devices5,648,67007/15/1997Trench MOS-Gated Device with a Minimum Number of Masks5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,663,079	09/02/1997	Method of Making Increased Density MOS-Gated Semiconductor
5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned			
5,640,03706/17/1997Cell with Self-Aligned Contacts5,637,88906/10/1997Composite Power Transistor Structures Using Semiconductor Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,648,670	07/15/1997	Trench MOS-Gated Device with a Minimum Number of Masks
5,591,65501/07/1997Materials With Different Bandgaps5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,640,037	06/17/1997	Cell with Self-Aligned Contacts
5,591,65501/07/1997Materials With Different Bandgaps5,591,65501/07/1997Process for Manufacturing a Vertical Switched-Emitter Structure with Improved Lateral Isolation5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned	5,637,889	06/10/1997	Composite Power Transistor Structures Using Semiconductor
5,589,41512/31/1996Method for Forming a Semiconductor Structure with Self-Aligned			Materials With Different Bandgaps
5,589,415 12/31/1996 Method for Forming a Semiconductor Structure with Self-Aligned	5,591,655	01/07/1997	
6			
Contacts	5,589,415	12/31/1996	
			Contacts

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 8

Qualcomm, Exhibit 1102 Page 69 of 77

5,576,245	11/19/1996	Method of Making Vertical Current Flow Field Effect Transistor
5,574,301	11/12/1996	Vertical Switched-Emitter Structure with Improved Lateral Isolation
5,528,063	06/18/1996	Conductive-Overlaid Self-Aligned MOS-Gated Semiconductor Devices
5,485,027	01/16/1996	Isolated DMOS IC Technology
5,298,781	03/29/1994	Vertical Current Flow Field Effect Transistor with Thick Insulator
		Over Non-Channel Areas
5,237,481	08/17/1993	Temperature Sensing Device for Use in a Power Transistor
5,218,228	06/08/1993	High Voltage MOS Transistors with Reduced Parasitic Current Gain
5,164,325	11/17/1992	Method of Making a Vertical Current Flow Field Effect Transistor
5,156,989	10/20/1992	Complementary, (sic) Isolated DMOS IC Technology
5,132,235	07/21/1992	Method for Fabricating a High Voltage MOS Transistor
5,034,785	07/23/1991	Planar Vertical Channel DMOS Structure
4,983,535	01/08/1991	Vertical DMOS Transistor Fabrication Process
4,978,631	12/18/1990	Current Source with a Process Selectable Temperature Coefficient
4,958,204	09/18/1990	Junction Field-Effect Transistor with a Novel Gate
4,956,700	09/11/1990	Integrated Circuit with High Power, Vertical Output Transistor Capability
4,952,992	08/28/1990	Method and Apparatus for Improving the On-Voltage
		Characteristics of a Semiconductor Device
4,929,991	05/29/1990	Rugged Lateral DMOS Transistor Structure
4,920,388	04/24/1990	Power Transistor with Integrated Gate Resistor
4,916,509	04/10/1990	Method for Obtaining Low Interconnect Resistance on a Grooved
		Surface and the Resulting Structure
4,914,058	04/03/1990	Grooved DMOS Process with Varying Gate Dielectric Thickness
4,896,196	01/23/1990	Vertical DMOS Power Transistor with an Integral Operating
		Condition Sensor
4,893,160	01/09/1990	Method for Increasing the Performance of Trenched Devices and
		the Resulting Structure
4,868,537	09/19/1989	Doped SiO <sub>2</sub> Resistor and Method of Forming Same
4,851,366	07/25/1989	Method for Providing Dielectrically Isolated Circuit
4,845,051	07/04/1989	Buried Gate JFET
4,835,586	05/30/1989	Dual-Gate High Density FET
4,827,324	05/02/1989	Implantation of Ions into an Insulating Layer to Increase Planar PN
		Junction Breakdown Voltage
4,824,795	04/25/1989	Method for Obtaining Regions of Dielectrically Isolated Single
		Crystal Silicon
4,816,882	03/28/1989	Power MOS Transistor with Equipotential Ring
4,799,100	01/17/1989	Method and Apparatus for Increasing Breakdown of a Planar
		Junction
4,798,810	01/17/1989	Method for Manufacturing a Power MOS Transistor
4,794,436	12/27/1988	High Voltage Drifted-Drain MOS Transistor
4,791,462	12/13/1988	Dense Vertical J-MOS Transistor
4,774,196	09/27/1988	Method of Bonding Semiconductor Wafers
Resume of Ricl		4 mil (m
Printed: 06/09/16	inere i si trittilitit	
		Qualcomm

Qualcomm, Exhibit 1102 Page 70 of 77

4,767,722	08/30/1988	Method for Making Planar Vertical Channel DMOS Structures
4,759,836	07/26/1988	Ion Implantation of Thin Film CrSi2 and SiC Resistors
4,707,909	11/24/1987	Manufacture of Trimmable High Value Polycrystalline Silicon
		Resistors
4,682,405	07/28/1987	Methods for Forming Lateral and Vertical DMOS Transistors
4,402,003	08/30/1983	Composite MOS/Bipolar Power Device
4,398,339	08/16/1983	Fabrication Method for High Power MOS Device
4,393,391	07/12/1983	Power MOS Transistor With a Plurality of Longitudinal Grooves to
		Increase Channel Conducting Area
4,345,265	08/17/1982	MOS Power Transistor with Improved High-Voltage Capability
4,344,081	08/10/1982	Combined DMOS and a Vertical Bipolar Transistor Device and
		Fabrication Method Therefor (sic)
4,145,703	03/20/1979	High Power MOS Device and Fabrication Method Therefor (sic)
	adalah menyekan jarah 🦉 kabulan kelalar kabu	

#### **Publications – Books**

Blanchard, R. A., Burgess, David, "Wafer Failure Analysis for Yield Enhancement," Accelerated Analysis, 2000.

Blanchard, R.A., "Electronic Failure Analysis Handbook," co-author of three chapters, P. L. Martin, ed., McGraw-Hill, 1999.

Blanchard, R.A., Trapp, O., Lopp, L., "Semiconductor Technology Handbook," Portola Valley, California, Technology Associates, 1993.

Blanchard, R.A., "Discrete Semiconductor Switches: Still Improving," Chapter 3, Section 6, Modern Power Electronics, B. K. Bose, ed., Piscataway, N.J, IEEE Press, 1992.

Blanchard, R.A., "Power Integrated Circuits: Physics, Design, and Application," (Chapter 3 with J. Plummer) McGraw Hill, 1986.

Blanchard, R.A., Gise, P., "Modern Semiconductor Fabrication Technology," Reston Publishing Company, 1986.

Blanchard, R.A. and others, "MOSPOWER Applications Handbook," *Siliconix*, *Inc.*, 1984; Sections 1.3, 2.9, 2.9.1, 2.11, 4.2, 5.6, 5.6.2, 7.1.

Blanchard, R.A., Gise, P., "Semiconductor and Integrated Circuit Fabrication Techniques," *Reston Publishing Company*, 1979.

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 10 Qualcomm, Exhibit 1102 Page 71 of 77

#### **Publications - Papers**

Blanchard, R.A., Wright, S.A., Loud, J.D., "Globules and Beads: What do They Indicate About Small-Diameter Copper Conductors that Have Been Through a Fire?", 10 Jan 2015.

Blanchard, R.A., Wong, Chuck, "Off-Line Battery Charger Circuit with Secondary-Side PWM Control," HFPC 2000 Proceedings, October 2000.

Blanchard, R. A., Kusko, Alexander, "Electrical Arcing-Its Impact on Power Quality," Power Quality Assurance, May/June 1996.

Blanchard, R. A., Kusko, Alexander, "Standby vs. Online UPS," Power Quality Assurance, March/April 1996.

Blanchard, R. A., Kusko, Alexander, "Power Electronic Equipment Protection," Power Quality Assurance, January/February 1996.

Blanchard, R.A., Li, R., "Quantitative Analysis and Measurements of Computer Local Area Network (LAN) Failures," PCIM/Power Quality/Mass Transit '95 Conference, Long Beach, California, to be presented September 9-15, 1995.

Blanchard, R.A., Medora, N., Kusko, A., "Power Factor Correction ICs - A Topological Overview," Proceedings, High Frequency Power Conversion Conference, HFPC '95, San Jose, California, May 1995.

Blanchard, R.A., Kusko, A., "Operation of Electrical Loads Supplied from Sine-Wave Current Source UPS," Proceedings, High Frequency Power Conversion Conference, San Jose, California, April 1994.

Cogan, A., Maluf, Blanchard, R.A., "A Very Large-Area, High-Power, High-Voltage DMOS Transistor," Electronic Components Conference, May 1987.

Blanchard, R.A., Dawes, W., et al., "Transient Hardened Power FETs," IEEE Transactions on Nuclear Science, Vol. NS-33 (6), December 1986.

Blanchard, R.A., Severns, R., Cogan, A., Fortier, T., "Special Features of Power MOSFETs in High-Frequency Switching Circuits," Proceedings, High Frequency Power Conversion Conference, Virginia Beach, Virginia, May 1986.

Blanchard, R.A., Fortier, T., Cogan, A., Harnden, J., "Low-On-Resistance, Low Voltage Power MOSFETs for Motor-drive Applications," Proceedings, Electro 86 Session 10, Boston, Massachusetts, May 1986.

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 11 Qualcomm, Exhibit 1102 Page 72 of 77 Blanchard, R.A., "The Use of MOSFETs in High-Dose-Rate Radiation Environments," Proceedings, APEC 86, New Orleans, Louisiana (With R. Severns).

Blanchard, R.A., Thibodeau, P., "Use of Depletion-Mode MOSFETs in Synchronous Rectification," Proceedings of the 1986 Power Electronics Specialist Conference, Vancouver, B.C., Canada, 1986.

Blanchard, R.A., Dawes, W., et al., "Power MOSFET Usage in Radiation Environments; Circuit Design Techniques and Improved Fabrication Methods," *Digest of Papers GOMAC* 1986, San Diego, California. Received the Meritorious Paper of the Conference Award.

Blanchard, R.A., Williams, "D/CMOS Technology: SMARTPOWER Processes that Solve Different Design Problems," Proceedings of Electro '86, Session 13, March 15, 1986.

Blanchard, R.A., Cogan, A., "Future Trends in Semiconductor Switching," Proceedings, SATECH 85, Chicago, Illinois, October 1985.

Blanchard, R.A., Thibodeau, P. "The Design of a High Efficiency, Low Voltage Power Supply Using MOSFET Synchronous Rectification and Current Mode Control," PESC '85 Record, Toulouse, France, June 1985.

Blanchard, R.A., Severns, R., "The Use of MOSFETs in High-Dose-Rate Radiation Environments," Proceedings of APEC, 1986.

Blanchard, R.A., Numann, "SMARTPOWER Technology: Empty Promises or Emerging Products?" *Powertechniques*, July 1985.

Blanchard, R.A., "SMARTPOWER ICs: Process Innovation Produces Significant New Circuits," *Electronic Components News*, May 1984.

Blanchard, R.A., "The Application of High-Power MOS-Gated Structures," Proceedings, Electro 85, New York, New York, May 1985.

Blanchard, R.A., Buchanan, Tubis, "Power MOS Technology Invades Telecom," Proceedings of Intelec '84, October 1984.

Blanchard, R.A., Severns, R., "Practical Synchronous Rectification Using MOSFETs," Proceedings of Powercon 11, 1984.

Blanchard, R.A., "Process Improvements and Innovations Spur New Power ICs," *Electronic Engineering Times*, September 24, 1984.

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 12 Qualcomm, Exhibit 1102 Page 73 of 77 Blanchard, R.A., "MOSPOWER Devices and Coming on Strong," *Electronic Products*, pp 71-76, July 2, 1984.

Alexander, M., Blanchard, R.A., Abramczyk, E., "Depletion-Mode MOSFETs Open a Channel into Power Switching," *Electronic Design*, June 28, 1984.

Blanchard, R.A., Severns, R., "MOSFETs Schottky Diodes Vie for Low-Voltage-Supply Designs," *EDN*, June 28, 1984.

Blanchard, R. A., "MOSPOWER Devices Boost Power-Supply Performance," *Electronic Engineering Times*, June 4, 1984.

Blanchard, R.A., Allan, G., "Understanding MOS Power Transistor Characteristics Minimizes Incoming Testing Requirements," *Test & Measurement World*, pp. 78-87, January 1984.

Blanchard, R.A., Severns, R., "Practical Synchronous Rectification Using MOSFETs," Proceedings, Powercon 11, Dallas, Texas, 1984.

Blanchard, R.A., Buchanan, W., Tubis, C., "Power MOS Technology Invades Telecom," Proceedings, Intelec 84, New Orleans, Louisiana, October 1984.

Blanchard, R.A., "Power Control with Integrated CMOS/DMOS Output," Proceedings of Electro 1983, May 1983.

Blanchard, R.A., Berger, P., "Discrete and Integrated MOSPOWER Transistors in Power Conversion and Power Control Applications," Proceedings of PCI, Orlando, Florida, November 1983.

Blanchard, R.A., "MOSFETs in Arrays and Integrated Circuits," Proceedings of Electro '83, Session 7, April 1983.

Blanchard, R.A., "Status and Emerging Direction of MOS Power Technology," Proceedings of PCI/MOTOR CON '83, April 1983.

Blanchard, R.A., Alexander, M., "Use MOSPOWER as Synchronous Rectifiers in Switched-Mode Power Supplies," *Powerconversion International*, Vol. 9, No. 4, pp. 16-26, April 1983.

Blanchard, R.A., "Power Control With Integrated CMOS/DMOS Output," Proceedings, Electro 1983, New York, New York, May 1983.

Blanchard, R.A., Alexander, M., "Use of MOSPOWER as Synchronous Rectifiers in Switched-Mode Power Supplies," *Powerconversion International*, Vol. 9, No. 4, March 1983.

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 13 Qualcomm, Exhibit 1102 Page 74 of 77 Blanchard, R.A., Severns, R., "Designing Switched-Mode Power Converters for Very Low Temperature Operation," Proceedings, Powercon 10, San Diego, California, March 1983.

Blanchard, R.A., Harnden, J., "MOSFETs Control More Power in the Same-Sized Package," *Electronic Design*, pp 107-114, December 9, 1982.

Blanchard, R.A., Oxner, "Logic-Compatible MOSFETs Simplify High-Power Interfacing," *EDN*, pp 105-109, November 24, 1982.

Blanchard, R.A., "Bipolar and MOS Transistors: Emerging Partners for the 1980's," Proceedings, Intelec 1982, Washington, D.C., October 1982.

Blanchard, R.A., "The Use of MOS Power Transistors in Hybrid Circuits," The International Journal for Hybrid Microelectronics, Vol. 5(2), pp. 130-137, November, 1982.

Blanchard, P.A., "A New High-Power MOS Transistor for Very High Current, High Voltage Switching Applications," Proceedings of Powercon 8, 1981.

Blanchard, R.A., "VMOS Power Transistors in Automotive Systems - An Update," International Automotive Engineering Congress and Exposition, Detroit, Michigan, February 1981.

Blanchard, R.A., Glogolja, M., Baker, R., White, K., "A New High-Power MOS Transistor for Very High Current, High Voltage Switching Applications," Proceedings, Powercon 8, Dallas, Texas, 1981.

Blanchard, R.A., "Power MOS transistors: Structure and Performance," *Powerconversion International*, March/April 1980.

Blanchard, R.A., "The VMOS Power Device - A Direct Interface between Microprocessors and Electromechanical Actuators," International Automotive Engineering Congress and Exposition, Detroit, Michigan, March 1977.

Horiuchi, S., Blanchard, R.A., "Boron Diffusion in Polycrystalline Silicon Layers," Solid-State Electronics, Vol. 18, pp. 529-532, 1974.

Blanchard, R.A., Lane, R., Gray, P., Stafford, K., "A Completely Monolithic Sample/Hold Amplifier Using Compatible Bipolar and Silicon-Gate FET Devices," *IEEE Journal of Solid-State Circuits*, Vol. SC-9 (6), December 1974.

Blanchard, R.A., "High Voltage Simultaneous Diffusion Silicon-Gate CMOS," *IEEE J.S.S.C.*, SC-9, No. 3, pp. 103-110, June 1974.

Resume of Richard A. Blanchard, Ph.D. Printed: 06/09/16

Page 14 Qualcomm, Exhibit 1102 Page 75 of 77

# Deposition & Trial Testimony of Richard A Blanchard, Ph D (Past Five Years)

ICON Health and Fitness, Inc. v. <u>Polar Electro OY and Polar Electro Inc.</u>, United States District Court, Central District of CA, Case No. 8:13-CV-01066-AG-RNB (R, D)

John A. Chidsey (Estate of Joann Hillyard) v. Sears Roebuck & Co. & Sunbeam Products, Inc. Circuit Court 17<sup>th</sup> Judicial Circuit Broward County, FL. 10-023846 (D)

Kinik Co. v. Chien-Min Sung. USPTO Patent Trial and Appeal Board IPR2014-01523 (R, D)

<u>Taiwan Semiconductor Manufacturing Company</u> v. DSS technology Management Inc., USPTO Patent Trial and Appeal Board IPR2014-01030 (R, D)

Certain non-volatile Memory Chips and Products containing the same, <u>Spansion, LLC.</u>, United States International Trade Commission. No. 337-TA-916 (R, D)

DSS Technology Management, Inc. v. <u>Taiwan Semiconductor Manufacturing Company, Ltd.</u> et al. Eastern District of Texas, Marshall Division, No. 2:14-cv-00199 (R, D)

<u>Denis Aragon, et al</u> v. Kenneth Ent. Et al., California State Superior Court, Alameda County No. RG12633674 (R, D, T)

<u>Federal Insurance Co</u>. v. Diversified Vehicle Services, California State Superior Court, Contra Costa County, Cause No. C13-00463 (D)

Intellectual Ventures Management, LLC v. Xilinx Inc. USPTO Patent Trial and Appeal Board. IPR2012-00023 (R, D)

Intellectual Ventures Management, LLC v. Xilinx Inc. USPTO Patent Trial and Appeal Board. IPR2012-00020 (R, D)

Anthony Bookhamer, Lena J. Tyron, Charles Thomas Martin, Jr., and Carl Disilvestro v. <u>Sunbeam</u> <u>Products, Inc.</u>, United States District Court, Northern District of California, Civil Action No. 09-CV-06027 EMC (R, D)

Kentucky Farm Bureau Mutual Insurance Company v. S<u>unbeam Products, Inc.</u>, United States District Court, Western District of Kentucky, Paducah Division, Civil Action No. 5:11-CV-0098-R. (R, D)

<u>Osram</u> v. LG Electronics, United States International Trade Commission, Washington, DC. In the matter of certain light-Emitting Diodes and Products containing the same. Investigation No. 337-TA-784. (R, D, T)

Qualcomm, Exhibit 1102 Page 76 of 77 Thomas Post: Debra Ferguson, Bobbie Haskett, Michael Post, Laura Zedaker, and Margie Zervos v. <u>Sunbeam Products, Inc.</u> United States District Court, Eastern District of California, Case NO. 2:11-CV-00792-JAM-CMK. (R, D)

<u>Osram</u> v. LG Electronics/Samsung, United States International trade Commission. Washington, DC in the matter of certain Light-Emitting Diodes and Products containing the same, Investigation No. 337-TA-785. (R, D, Tutorial)

Nationwide Mutual Insurance Company v. <u>Mack Wallbed Systems</u>, in the superior Court of the State of California, County of Sonoma, Case No. SCV-247147. (D, T)

<u>Richtek</u> v. uPI, et al. In the matter of Certain DC-DC Controllers and Products Containing Them. International Trade Commission, Washington, DC, Case No. 337-TA-698. (R, D, T)

Quality investment Properties Santa Clara, Inc. v. Serrano Electric, Inc. and <u>Peterson Power</u> <u>Systems, Inc., and Serrano Electric, Inc. (Cross-Claimant) v. Peterson Power Systems, Inc.,</u> (Cross-Defendant). United States District Court, Case No. 5:09-CV-05376LHK. (R, D)

Michael J. Anderson and Deborah M. Anderson v. <u>Sunbeam Products, Inc.</u>, Supreme Court of the State of New York County of Oswego, Case No. 08-2230. (R, D)

Security Mutual Insurance, et al. v. <u>Sunbeam Products, Inc.</u>, et al. United States District Court Northern District of New York, Civil Action No.: 5:09-CV-0460 (R, D)

<u>Coorstek. Inc.</u> v. Steven F. Reiber and Mary L. Reiber. United States District Court, District of Colorado, Case No. 08-CV-01133-KMT-CBS (R, D, Tutorial)

Nationwide Mutual Fire Insurance Company, as subrogee of Mildred Harrop v. <u>Sunbeam</u> <u>Products, Inc.</u>, United States District Court, District of Rhode Island, C.A. No. 09-509/S. (R, D)

Kay A. Reed and Charlie Wear, Trust Administrators for the Vornado Liquidating Trust v. <u>Tyco</u> <u>Electronics Corporation</u>. Global Wire Technologies of Indiana, Inc. GWT Investments. Inc. and Unicable, Inc., Superior Court of California, Case No. CGC-05-441279. (D, T)

Jeffery Quist as Trustee for the heirs and next of kin of Jerald Quist, Deceased and Virginia Quist v. <u>Sunbeam Products, Inc.</u>, d/b/a Jarden Consumer Solutions. (R, D)

Qualcomm, Exhibit 1102 Page 77 of 77