#### 9.3

## ARC for Sub-0.18µm Logic and Gigabit DRAM Frontend and Backend Processes

Wei W. Lee, Qizhi He, Amitava Chatterjee, Guoqiang Xing, Ken Brennan, Abha Singh, Eden Zielinski, Maureen Hanratty,

Sunny Fang, Daty Rogers, Girish Dixit, Duane Carter, JD Luttmer, Bob Havemann and Richard A. Chapman

Texas Instruments, Silicon Technology Development, Dallas, TX 75243

Abstract We have developed different Si<sub>x</sub>O<sub>y</sub>N<sub>z</sub> antireflective coating (ARC) films for many different substrates for deep-UV lithography and implemented them into sub-0.18µm logic and Gigabit DRAM frontend and backend processes. The  $S_{ix}O_iN_z$  film has dual functions: reducing substrate reflectivity to a minimum, and serving as a hardmask for poly and metal etch. These properties of  $Si_xO_yN_z$  are crucial to tight CD control and fabrication of unique device structures. Plasma damage from ARC deposition is negligible. Using the designed  $Si_yO_yN_z$  and linewidth reduction etch, sub-0.1µm metal gate nMOSFETs are demonstrated. Backend sub-0.25µm multilevel metal patterning and etch with  $Si_{\lambda}O_{\lambda}N_{z}$  produce excellent metal profiles and 100% comb yield. A designed ARC also produces superior 1 Gigabit DRAM 0.16µm storage node contact patterning.

#### Introduction

The advantages of using antireflective coatings (ARC) for very small gate fabrication and critical dimension (CD) control have been reported on biased etch with organic ARC for I-line lithography [1], and for the inorganic ARC for sub-0.1 $\mu$ m gate febrication in DIUL lithography [2], between the sub-one of the inorganic ARC for sub-0.1 $\mu$ m I-line fithography [1], and for the inorganic ARC for sub-0.1µm gate fabrication in DUV lithography [2], however use of  $Si_xO_yN_z$  ARC for frontend and backend processes in both Logic and DRAM has not been reported. TiN has been used as an I-line metal ARC but reflectivity is high (20-30%) in the DUV region. The high reflectivity of poly, metal, and poly/metal stack with oxide/nitride in 1G DRAMs has made DUV small feature neutraring user difficult feature patterning very difficult.

The reflectivity coupled with highly transparent photoresist degrades CD control particularly over rough, grainy, and topographical surfaces. The use of  $Si_xO_yN_z$  ARC to eliminate reflective notching, to tightly control CD and to provide an etch hardmask has therefore become very critical for today's sub-0.18 $\mu$ m technology. This paper describes the design and implementation of Si<sub>x</sub>O<sub>y</sub>N<sub>z</sub> ARCs for sub-0.1 $\mu$ m poly and metal gates, 1G DRAM sub-0.18 $\mu$ m storage node contacts, and backend multilevel metal interconnects. ARC applications for 0.05µm poly gate NMOS transistors, for 1G  $\hat{DRAM}$  frontend patterning, and for sub-0.18µm device backend multilevel metal interconnects are presented.

ARC Design and Lithography ARCs work by phase shift cancellation of specific wavelengths. The three optical parameters of the  $Si_xO_yN_z$  film: refractive index n, extinction coefficient k, and thickness d are wavelengths. The three optical parameters of the  $S_1Q_yN_z$  limits refractive index n, extinction coefficient k, and thickness d are specifically designed to ensure the reflected light that passes through the ARC/substrate is equal in amplitude but opposite in phase to the light reflected from the resist/ARC interface (see Fig. 1). More details about the design of  $Si_xQ_yN_z$  ARC have been described in reference [2]. Fig. 2a shows a reflectivity contour map of a specifically designed  $Si_xQ_yN_z$  ARC for Al with wide n (2.1±0.1) and k (0.15±0.05) windows, Fig. 2b shows the reflectivity change is less than 2% when the ARC thickness varies between 120Å-360Å. DUV exposure latitude and depth-of-focus are much improved with the designed ARC. Fig. 3 shows the focus latitude with the ARC film for poly patterning. A 1.2µm depth-of-focus is obtained for 0.25µm features. Fig. 4 depicts the measured CD variation with the change of ARC film thickness. The CD variation is less than 5% with ARC thickness varying from 250Å to 550Å for a 300Å ARC. Si<sub>x</sub>Q<sub>y</sub>N<sub>z</sub> ARC is used to pattern 0.16µm resist lines on polysilicon. 0.05µm gates are then formed using etch bias of 0.11µm. Excellent poly gate profiles were achieved, as shown by SEM and TEM in Fig. 5.

**Results and Discussion Sub-0.1µm metal gate NMOS transistor:** In the replacement gate process, DUV patterning with a  $Si_xO_yN_z$  ARC and linewidth reduction etch are used to fabricate poly gates down to 0.000 metal to the second data to 0.05µm. An oxide is deposited after source/drain implants and then removed from the top of poly gate by CMP. The poly gate is then removed by chemical wet etch and a 20Å gate oxide is regrown. Metal is deposited and etched to form the T-shaped metal gate [3].

86 0-7803-4700-6/98/\$10.00 © 1998 IEEE

The use of  $Si_{x}O_{y}N_{z}$  ARC is crucial to fabricate 0.05µm poly-Si gates with DUV lithography. The selectivity of  $Si_{x}O_{y}N_{z}$  during the linewidth reduction etch and poly-Si overetch further helps in maintain intact poly-Si lines where the resist thickness is marginal, such as for poly-Si over topography. Fig. 7 shows such a sub- $0.1\mu$ m T-shaped metal gate (W or Al with TiN barrier). Fig. 8 shows output characteristics of  $0.05 \mu m$  W/TiN metal gate NMOS transistor. Fig. 9 shows the rolloff of Vt measured at V<sub>DD</sub>=1.5V for a Al/TiN metal gate transistor using 2.0nm oxide for several cases with and without a channel compensating arsenic and boron implants.

Sub-0.25µm multilevel interconnects: Pattern and etch of 0.20µm metal lines with excellent electrical properties have 0.20µm metal lines with excellent electrical properties have been demonstrated using  $Si_xO_yN_z$  ARC in backend multilevel metal interconnects. Fig. 10 shows  $Si_yO_yN_z$  not only functions as an ARC, but also serves a hardmask for etch. Without the  $Si_xO_yN_z$  layer, metal erosion is observed due to the aggressive metal etch. It is interesting to note that resist selectivity for metal etch can be increased using  $Si_xO_yN_z$  ARC layer, although the cause is not clear. More resists remains after metal etch with the presence of  $Si_xO_yN_z$ . Fig. 11 shows excellent metal profiles using the ARC. Electrical probe indicates a perfect cumulative distribution of electrical linewidth reduction and 100% comb yield. Fig. 12 shows such a distribution with different metal etch processes. The mean electrical critical dimension loss is less than 0.02µm with tight distribution for both 0.25µm line/space and sub-0.25µm features. Comb resistance greater than 1E8 ohm with tight cumulative probability distribution is shown in Fig. 13.

shown in Fig. 13. **1G DRAM**: Fig. 14 shows 1G DRAM storage node contact holes patterning. Without ARC film the holes have funnel-sharp pattern (a), with  $S_{i_x}O_iN_z$  ARC the 0.16µm contact holes are perfectly patterned (b). Inorganic ARC, such as  $S_{i_x}O_yN_z$ , is important for 1G DRAM processing. Substrate topography damage has been observed when organic BARC material is used for patterning and atch because arming BARC stability is relatively for patterning and etch because organic BARC etch is relatively non-selective.

ARC Process and Plasma Damage: The ARC stack is deposited in a cluster PECVD system. The n and k values are deposited in a cluster PECVD system. The h and k values are tuned by varying the process gas flow ratios. Excellent uniformity of n and k is obtained with a manufacturing deposition process tool. Plasma damage during ARC deposition was evaluated using a Keithley Quantox system. Surface static charge voltage (Vs) was measured using a vibrating Kelvin probe, and flatband voltage (V<sub>h</sub>) was measured using surface photovoltage, in which a pulsed light source is linked to the Kelvin probe and enables the stimulus and detection of surface photovoltage (Fig. 6). The plasma damage was measured with Reivin probe and enables the stimulus and detection of sufface photovoltage (Fig. 6). The plasma damage was measured with PECVD oxide and thermal oxide as references, and correlated to our previous Predator device plasma damage studies. Plasma damage for ARC deposition was negligible from Quantox measurement, the Vs was 0.33V and V<sub>b</sub> was 0.37V for 300Å ARC film, compared to 0.30V Vs and 0.21V V<sub>b</sub> for 300Å thermal oxide. Particle and metal contamination levels from PECVD deposition are not issues for APC process PECVD deposition are not issues for ARC process manufacturing.

#### Conclusions

In summary, we have designed specific  $Si_xO_yN_z$  ARCs for various substrates for deep-UV lithography. Fabrication of 0.05 $\mu$ m metal gate CMOS devices with excellent channel length control was demonstrated. Better CD control and large focus latitude were achieved using the inorganic ARC in DUV lithography for poly, backend multilevel metal, and 1G DRAM processing. The hardmask function offered by Si<sub>x</sub>O<sub>y</sub>N<sub>z</sub> ARC is crucial and beneficial to the fabrication of continuously scaled features. These results suggest great promise for extension of this technique to all levels of DUV patterning for sub-0.18 $\mu$ m advanced technology manufacturing.

References

[1] G.Thakar, et al., Symp. on VLSI Tech. Dig, p216, 1996.
 [2] W. Lee, et al., Symp. on VLSI Tech. Dig, p131, 1997.
 [3].A.Chatterjee, et al., IEEE IEDM Tech. Dig, p821, 1997.

1998 Symposium on VLSI Technology Digest of Technical Papers



Fig. 6. Schematic setup for ARC film plasma damage studies.

1998 Symposium on VLSI Technology Digest of Technical Papers

patterned (b).

Interdur 210 \$ 12:00

IEEE CAT. No. 98CH36216 JSAP CAT. No. AP981209 JUNE 9-11, 1998/HONOLULU

# 1998 SYMPOSIUM ON VLSI TECHNOLOGY

# DIGEST OF TECHNICAL PAPERS





The Japan Society of Applied Physics

Supplied by the British Library 25 Aug 2017, 10:12 (BST)

The IEEE Electron Devices Society

IEEE

# 1998 Symposium on VLSI Technology Digest of Technical Papers

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved.

Copyright © 1998 by the Institute of Electrical and Electronics Engineers, Inc.

## PRINTED IN THE UNITED STATES OF AMERICA

Publisher: Widerkehr and Associates. Gaithersburg MD 20877 LISA

IEEE Catalog Number 98CH36216 ISBN: 0-7803-4770-6 (Softbound) ISBN: 0-7803-4771-4 (Casebound) ISBN: 0-7803-4772-2 (Microfiche) LIBRARY OF CONGRESS: 90-655131

IEEE Service Center Single Publication Sales Unit 445 Hoes Lane, Piscataway, NJ 08855, USA Inside Japan Business Center for Academic Societies Japan 5-16-9 Honkomagome, Bunkyo-ku, Tokyo, 113-8622 Japan

## TABLE OF CONTENTS

SESSION 1—Plenary Session Tapa I/II/III Tuesday, June 9, 8:30 a.m.		SESSION 3—Cu Interconnects Tapa I Tuesday, June 9, 1:30 p.m.
Chairpersons: A.R. Alvarez, Cypress Semiconductor M. Kakumu, Toshiba Corp.		Chairpersons: T. Seidel, Genus Corp. S. Kawamura, Fujitsu, Ltd.
8:30 a.m. Welcome and Opening Remarks Bill Siu, Intel Corp. Masao Fukuma, NEC Corp.		<ul> <li>1:30 p.m.</li> <li>3.1 An Inlaid CVD Cu Based Integration for Sub 0.25μm Technology, D. Denning, G. Braeckelmann, J. Zhang, B. Fiordalice and R. Venkatraman, Motorola, Inc. Austin, TX</li> </ul>
<ul> <li>8:45 a.m.</li> <li>1.1 Chemical Mechanical Polishing: The Impact of a New Technology on an Industry, Kathleen Perry, Obsidian Corp., Fremont, CA</li> </ul>	2	<ul> <li>1:55 p.m.</li> <li>3.2 An Evaluation of Cu Wiring in a Production 64Mb DRAM, W. Cote, G. Costrini, D. Edelstein, C.</li> <li>C. D. D. Dicketter, V. Serdersi, and G. Bronner, C.</li> </ul>
9:25 a.m. 1.2 Lithography Solutions for Sub 0.1-μm		IBM Semiconductor R&D Center, Hopewell Junction, NY
Generations, Masaru Sasago, ASET Kanagawa, Japan SESSION 2—Highlights	6	<ul> <li>2:20 p.m.</li> <li>3.3 Copper Drift in Low-κ Polymer Dielectrics for ULSI Metallization, A.L.S. Loke, J. Wetzel*, C. Ryu, W. L. Lee and S.S. Wong, Stanford, University</li> </ul>
Tapa I/II/III Tuesday, June 9, 10:20 a.m. Chairpersons: R. Dekeersmaecker, IMEC		Stanford, CA and *Motorola, Inc., Austin, TX 2:45 p.m.
10:20 a.m.		3.4 A Cu/Low-κ Dual Damascene Interconnect for High Performance and Low Cost Integrated Circuits, B. Zhao, D. Feiler, V. Ramanathan, Q.Z. Liu,
2.1 A High Performance 3.97µm <sup>2</sup> CMOS SHAW Technology Using Self-Aligned Local Inter- connect and Copper Interconnect Metallization, M. Woo, M. Bhat, M. Craig, P. Kenkare, X. Wang, F. Tolic, H. Chuang, S. Parihar, J. Schmidt, L. Terpolilli, R. Pena, D. Derr, N. Cave, P. Crabtree, M. Capetillo, S. Filipiak, T. Lii, A. Nagy, D. O'Meara, T. Vuong, M. Blackwell, R. Larson, M. Wilson, J. Hayden, S.		M. Brongo, J. Wu, H. Zhang, J.C. Kuei, D. Young, J. Brown, C. Vo, W. Xia, C.Y. Chu, J. Zhou, C. Nguyen, L. Tsau, D. Dornish, L. Camilletti, P. Ding*, G. Lai*, B. Chin*, M. Johnson**, J. Turner**, T. Ritzdorf**, G. Wu# and L. Cook#, Rockwell Semiconductor Systems, Newport Beach, CA and *Applied Materials, CA and **Semitool, MT and #Rodel, DE
Subramanian, T. McNally, V. Misra, R. Islam, B. Smith, J. Farkas, D. Watts, D. Denning, S. Garcia, L. Frisa, S. Iyer and C. Lage, Motorla, Inc., Austin, TX	12	SESSION 4—Gbit DRAM Cells Tapa II Tuesday, June 9, 1:30 p.m. Chairpersons: C. Dennison, Micron Technology
<ul> <li>10:45 a.m.</li> <li>1.5V Operation Sector-erasable Flash Memory with <u>Blpolar Transistor Selected(BITS) P-chan-</u> nel Cells, T. Ohnakado, N. Ajika, H. Hayashi, H. Takada, K. Kobayashi, K. Sugahara, S. Satoh and H. Miyoshi, Mitsubishi Electric Corp., Hyogo, Japan</li> </ul>	14	<ul> <li>CG. Hwang, Samsung Electronics Co., Ltd.</li> <li>1:30 p.m.</li> <li>4.1 The Impact of Isolation Pitch Scaling on VTM Fluctuation in DRAM Cell Transistors due to Neighboring Drain/Source Electric Field Pene- tration L-H Sim L-K Lee and K. Kim, Samsung</li> </ul>
<ul> <li>11:10 a.m.</li> <li>2.3 A 0.15μm DRAM Technology Node for 4Gb DRAM, K.N. Kim, H.S. Jeong, G.T. Jeong, C.H. Cho,</li> </ul>		Electronics, Korea 1:55 p.m. 4.2 Improved 0.12µm EB Direct Writing for Gbit
W.S. Yang, J.H. Sim, K.H. Lee, G.H. Kon, D.W. Ha, J.S. Bae, JG. Lee, B.J. Park and J.G. Lee, Samsung Electronics Co., Kyungkido, Korea	16	DRAM Fabrication, K. Nakajima, H. Yamashita, Y. Kojima, T. Tamura, Y. Yamada, K. Tokunaga, T. Ema, K. Kondoh, N. Onoda and H. Nozue, NEC Corp.,
<ul> <li>11:35 a.m.</li> <li>2.4 A High-Performance Sub-0.25μm CMOS Technology with Multiple Thresholds and Copper Interconnects, L. Su, R. Schulz, J. Adkisson*, K. Beyer, G. Biery, W. Cote, E. Crabbe, D. Edelstein, J. Ellis-Monaghan*, E. Eld, D. Foster, R. Gehres, R. Goldblatt, N. Greco, C. Guenther*, J. Heidenreich, J. Herman, D. Kiesling, L. Lin, SH. Lo, J. McKenna*, C. Megivern*, H. Ng, J. Oberschmidt, A. Ray, N. Rohrer*, K. Tallman, T. Wagner and B. Davari, IBM Semiconductor Research and Development</li> </ul>		<ul> <li>Kanagawa, Japan</li> <li>2:20 p.m.</li> <li>4.3 A 0.21μm<sup>2</sup> 7F<sup>2</sup> Trench Cell with a Locally-Open Globally-Folded Dual Bitline for 1Gb/4Gb DRAM, C. Radens, U. Gruening*, M. Weybright, J. DeBrosse, R. Kleinhenz, H. Hoeigschmid*, A. Thomas, J. Mandelman, J. Alsmeier* and G. Bronner, IBM Semiconductor Research and Development Center, Hopewell Junction, NY and *Siemens Components Inc., Hopewell Junction, NY</li> </ul>
VT	18	<ul> <li>2:45 p.m.</li> <li>4.4 A Novel Pillar DRAM Cell for 4Gbit and Beyond, HJ. Cho, F. Nemati, P. Griffin and J. Plummer, Stanford University, Stanford, CA</li> </ul>

SESSION 5—Advanced Interconnect Tapa I		SE
Tuesday, June 9, 3:25 p.m. Chairpersons: C.S. Pai, Lucent Technologies, Bell Labs H. Hanafusu, Sanyo Electric		We
<ul> <li>3:25 p.m.</li> <li>Interconnect Scaling: Signal Integrity and Performance in Future High-Speed CMOS Designs, D. Sylvester, C. Hu, O.S. Nakagawa* and SY. Oh*, University of California, Berkeley, CA and *Hewlett-Packard, Palo Alto, CA</li> </ul>	42	8:3 7.1
<ul> <li>3:50 p.m.</li> <li>5.2 Stochastic Net Length Distributions for Global Interconnects in a Heterogeneous System- on-a-Chip, P. Zarkesh-Ha and J. Meindl, Georgia Institute of Technology, Atlanta, GA</li> </ul>	44	8:5 7.2
<ul> <li>4:15 p.m.</li> <li>A Novel Air Gap Integration Scheme for Multi- Level Interconnects Using Self-Aligned Via Plugs, T. Ueda, E. Tamaoka, K. Yamashita, N. Aoi and S. Mayumi, Matsushita Electronics Corp., Kyoto, Japan</li> </ul>	46	9:2 <b>7.3</b>
<ul> <li>4:40 p.m.</li> <li>5.4 Low Resistance Dual Damascene Process by New Al Reflow Using Nb Liner, J. Wada, Y. Oikawa, T. Katata, N. Nakamura and M.B. Anand, Toshiba Corp., Yokohama, Japan</li> </ul>	48	9:4 7.4
SESSION 6—Capacitors for Giga DRAMs Tapa II Tuesday, June 9, 3:25 p.m. Chairpersons: R. Mahnkopf, Siemens AG K. Shibahara, Hiroshima University 3:25 p.m.		SES Tap Web
Density DRAMs, Y.K. Kim, S.M. Lee, I.S. Park, C.S. Park, S.I. Lee and M.Y. Lee, Samsung Electronics Co., Ltd., Kyungki-do, Korea 3:50 p.m.	52	8:30 <b>8.1</b>
5.2 Dynamic Stressing Effects on Reliability of Strontium Titanate (SrTiO <sub>3</sub> ) Thin Film Capac- itors for High-Density Memory Applications, TS. Chen, V. Balu, S. Katakam, JH. Lee, J.H. Han, R. Jones*, S. Gillespie* and J.C. Lee, University of Texas, Austin, TX and *Motorola, Inc., Austin, TX	54	8:55 <b>8.2</b>
<ul> <li>4:15 p.m.</li> <li>Broperties of SrBi<sub>1</sub>Ta<sub>2</sub>O<sub>9</sub> Thin Films Grown by MOCVD for High Density FeRAM Applications, F. Hintermaier, B. Hendrix*, D. Desrochers*, J. Roeder*, C. Dehm, E. Fritsch, W. Honlein, C. Mazure, N. Nagel, P. Thwaite, H. Wendt, T. Baum*, P. van Buskirk*, M. Schumacher**, M. Grossmann**, O. Lohse** and R. Waser**, Siemens AG, Munich, Germany and *Advanced Technology Materials, Inc., Danbury, CT and **Aachen University of Technology, Aachen, Germany</li> </ul>	56	9:20 8.3
<ul> <li>b.4 Dielectric Breakdown, Reliability and Defect Density of (Baa7Sra3)TiO3 (BST), H. Reisinger, H. Wendt, G. Beitel and E. Fritsch, Siemens Corporate Research and Development, Munich, Germany</li> </ul>	58	

#### ESSION 7—SRAM Technology Tapa I Vednesday, June 10, 8:30 a.m. Chairpersons: C. Diaz, Hewlett-Packar

hairpersons: C. Diaz, Hewlett-Packard Laboratories M. Kinugawa, Toshiba Corp.

8:30 a.m.

.1 A Perfect Process Compatible .2.49μm<sup>2</sup> Embedded SRAM Cell Technology for 0.13μm-Generation CMOS Logic LSIs, Y. Sambonsugi, T. Maruyama\*, K. Yano\*, H. Sakaue\*, H. Yamamoto\*, E. Kawamura\*, S. Ohkubo, Y. Tamura and T. Sugii, Fujitsu Laboratories Ltd., Atsugi, Japan and \*Fujitsu Ltd., Kawasaki, Japan

#### 8:55 a.m.

7.2 Highly Scalable and Fully Logic Compatible SRAM Cell Technology with Metal Damascene Process and W Local Interconnect, M. Inohara, H. Oyamatsu, Y. Unno\*, Y. Fukaura, S. Goto, Y. Egi and M. Kinugawa, Toshiba Corp., Yokohama, Japan and \*Toshiba Microelectronics Corporation, Yokohama, Japan

#### 9:20 a.m.

#### 7.3 A Novel High Density, Low Voltage SRAM Cell with a Vertical NDR Device, F. Nemati and J. Plummer, Stanford University, Stanford, CA

9:45 a.m.

7.4 A Novel 6.4μm<sup>2</sup> Full-CMOS SRAM Cell with Aspect Ratio of 0.63 in a High-Performance 0.25μm-Generation CMOS Technology, K.J. Kim, J.M. Youn, S.B. Kim, J.H. Kim, S.H. Hwang, K.T. Kim and Y.S. Shin, Samsung Electronics Co., Ltd., Kyungki-do, Korea (ROK)

#### SESSION 8—Deep Sub-Micron MOSFETs

Tapa II Wednesday, June 10, 8:30 a.m.

Chairpersons: B. Zetterlund, Digital Equipment Corp. N. Ouchi, Sony Corp.

#### 8:30 a.m.

8.1 Channel Size Dependence of Dopant-Induced Threshold Voltage Fluctuation, K. Takeuchi, NEC, Kanagawa, Japan

#### 8:55 a.m.

8.2 Buried Ultra-Low-Energy Gate Implants for Sub-0.25micron CMOS Technology, J. Bevk, S. Kuehne\*, H. Vaidya\*, W. Mansfield, G. Hobler, D. Boulin, K. Bolan, C.P. Chang, K.P. Cheung, R. Cirelli, J. Colonell, J. Frackoviak, M. Frei, C. Gruensfelder, D. Jaconson, R. Key\*, F. Klemens, W.Y.C. Lai, J.T.-C. Lee, C. Liu, R. Liu, M. Oh\*, H. Maynard, D. Monroe, O. Nalamasu, C.S. Pai, R. Santiesteban\*, P. Silverman, W.W. Tai, A. Timko, H. Vuong, G. Watson, M. Thoma\*, J. Clemens and S. Hillenius, Bell Laboratories, Lucent Technologies, Murray Hill, NJ and \*Bell Laboratories, Lucent Technologies, Orlando, FL

9:20 a.m.

.3 Ultra Low Power Supply Voltage (0.3V) Operation with Extreme High Speed Using Bulk Dynamic Threshold Voltage MOSFET (B-DTMOS) with Advanced Fast-Signal-Transmission Shallow Well, A. Shibata, T. Matsuoka, S. Kakimoto, H. Kotaki, M. Nakano, K. Adachi, K. Ohta and N. Hashizume, Sharp Corp., Nara, Japan 74

62

64

66

68

72

9:45 a.m.

Channel Engineering of 0.13µm nMOSFET for 8.4 1.0V CMOS Using Gate Poly-Si Oxidation and Laterally Profiled, Surface Concentrated Channel Technologies, Y. Moniyama, H. Kurata, S. Ohkubo and T. Sugii, Fujitsu Laboratories, Atsugi, Japan

78

82

84

86

88

92

94

96

#### SESSION 9—Gbit DRAM Technology Tapa I

Wednesday, June 10, 10:25 a.m. Chairpersons: T.C. Chen, IBM T. Kunio, NEC Corp.

10:25 a.m.

An Evaluation of X-ray Lithography using a 0.175 9.1 μm (0.245 μm² cell area) 1Gb DRAM Technology, R. Longo, S. Chaloux, A. Chen, A. Krasnoperova, S. Lee, G. Murphy, A. Thomas, C. Wasik, M. Weybright and G. Bronner, IBM Microelectronics Division, Hopewell Junction, NY

A 0.15µm KrF Lithography for 1Gb DRAM 9.2 Product Using Highly Printable Patterns and Thin Resist Process, T. Ozaki, T. Azuma, M. Itoh. D. Kawamura, S. Tanaka, Y. Ishibashi, S. Shiratake, S. Kyoh, T. Kondoh, S. Inoue, K. Tsuchida, Y. Kohyama and Y. Onishi, Toshiba Corp., Yokohama, Japan

11:15 a.m.

ARC for Sub-0.18µm Logic and Gigabit DRAM 9.3 Frontend and Backend Processes, W.W. Lee, Q. He, A. Chatterjee, G. Xing, K. Brennan, A. Singh, E. Zielinski, M. Hanratty, S. Fang, D. Rogers, G. Dixit, D. Carter, J. Luttmer, R. Havemann and R. Chapman, Texas Instruments, Dallas, TX

11:40 a.m.

Channel Engineering Using B10H14 Ion Im-9.4 plantation for Low Vth and High SCE Immunity of Buried-Channel PMOSFETs in 4-Gbit DRAMs and Beyond, T. Tanaka, H. Ogawa\*, K. Goto, K. Itabashi\*, T. Yamazaki\*, J. Matsuo\*\*, T. Sugii and I. Yamada\*\*, Fujitsu Laboratories, Ltd., Atsugi, Japan and \*Fujitsu Ltd., Kawasaki, Japan and \*\*Kyoto University, Kyoto, Japan

## SESSION 10-RF MOSFET Technology

Tapa II

- Wednesday, June 10, 10:25 a.m.
- Chairpersons: G. DiSanti, SGS-Thomson Microelectrics T.M. Liu, TSMC.

10:25 a.m.

10.1 A 50-GHz 0.25-µm High-Energy Implanted BiCMOS (HEIBiC) Technology for Low-Power Wireless-Communication **High-Integration** Systems, Y.-F. Chyan, T. Ivanov, M. Carroll, W. Nagy, A.S. Chen and K.H. Lee, Bell Laboratories, Lucent Technologies, Orlando, FL

10:50 a.m.

CMOS RF Modeling for GHz Communication 10.2 ICs, J. Ou, X. Jin, I. Ma, C. Hu and P. Gray, University of California, Berkeley, CA

11:15 a.m.

RF Noise in 1.5nm Gate Oxide MOSFETs and 10.3 the Evaluation of the NMOS LNA Circuit Integrated on a Chip, H.S. Momose, R. Fujimoto, S. Otaka, E. Morifuji, T. Ohguro, T. Yoshitomi, H. Kimijima, S.-I. Nakamura, T. Morimoto, Y. Katsumata, H. Tanimoto and H. Iwai, Toshiba Corp., Kawasaki, Japan

11:40	a.m.	
10.4	A Study of Self-Align Doped Channel Structure for Low Power and Low 1/f Noise Operation, T. Yoshitomi, H. Kimijima, S. Ishizuka, Y. Miyahara, T.	
	Ohguro, E. Morifuji, T. Morimoto, H.S. Momose, Y. Katsumata and H. Iwai, Toshiba Corp., Kawasaki, Japan	98
SESS	ION 11—Flash Memory Technology	
Wedn	esday, June 10, 1:30 p.m.	
Chair	persons: M. Chern, Atmel Corp. N. Ajika, Mitsubishi Electric Corp.	
1:30 p	.m.	
11.1	A Self-Aligned STI Process integration for Low Cost and Highly Reliable 1Gbit Flash Memories, Y. Takeuchi, K. Shimizu, K. Narita, E. Kamiya, T. Yaegashi, K. Amemiya and S. Aritome, Tachie Corr, Valohoma Jana	102
	Toshiba Corp., Tokonama, Japan	102
1:55 p 11.2	A Low Voltage Operating Flash Memory Cell with High Coupling Ratio Using Horned Floating Gate with Fine HSG, T. Kitamura, M.	
	Oyama, NEC Corp., Kanagawa, Japan	104
2:20	p.m.	
11.3	A Novel Step Stack NOR Cell for Low Voltage Flash, S. Ogura, A. Hori*, J. Kato*, S. Odanaka*, K. Akamatsu*, M. Yamanaka*, M. Kojima** and H. Kotani** Halo LSL Inc. Wappingers Falls, NY and	
	*Matsushita Electronics Corp. and **Matsushita Electric Inc. Co.	106
2:45	p.m.	
11.4	A Novel <u>Channel Boost Capacitance</u> (CBC) Cell Technology with Low Program Disturbance Suitable for Fast Programming 4Gbit NAND Flash Memories, S. Satoh, K.	
	Shimizu, T. Tanaka, F. Arai, S. Aritome and R. Shirota, Toshiba Corp., Yokohama, Japan	108
SESS Tapa	SION 12—SOI Technology	
Wedr	nesday, June 10, 1:30 p.m.	
Chair	Y. Omura, Kansai University	
1:30	p.m.	
12.1	Comprehensive Study on AC Characteristics in SOI MOSFETs for Analog Applications, YC. Tseng, W.M. Huang*, D. Monk*, D. Diaz*, J. Ford*	
	and J.C.S. Woo, University of California, Los Angeles, CA and *Motorola, Inc., Mesa, AZ	112
1:55 12.2	p.m. <b>A Dynamic Depletion SOI MOSFET Model for</b> <b>SPICE</b> , D. Sinitsky, S. Fung*, S. Tang, P. Su, M. Chan*, P. Ko* and C. Hu, University of California,	
	and Technology, Hong Kong, China	114
2:20 12.3	p.m. A 0.18µm Fully Depleted CMOS on 30nm Thick SOI for Sub-1.0V Operation, K. Imai, H. Onishi, K. Yamaguchi, K. Inoue, Y. Matsubara, A. Ono and T.	1
	Horiuchi, NEC Corp., Kanagawa, Japan	116
2:45 12.4	p.m. Benefits of SiF <sup>1</sup> Implanted Titanium Silicides	

Tseng, S. Pozder, Motorola, Inc., Austin, TX

<sup>10:50</sup> a.m.

SESSION 13—FeRAM Memory Technology Tapa I Wednesday, June 10, 3:25 p.m. Chairpersons: R. Nowak, Applied Materials M. Ohkura, Hitachi, Ltd. 3:25 p.m. 13.1 A Highly Reliable 1T/1C Ferroelectric Memory, D.-J. Jung, S.-Y. Lee, B.-J. Koo, Y.-S. Hwang, D.-W. Shin, J. -W. Lee, Y.-S. Chun, S.-H Shin, M.-H. Lee, H.-B. Park, S.-I. Lee, K. Kim and J.-G. Lee, Samsung 122 Electronics, Co., Kyungki-do, Korea 3:50 p.m. 13.2 High Tolerance Operation of 1T/2C FeRAMs for the Variation of Cell Capacitors Characteristics, N. Tanabe, S. Kobayashi, T. Miwa, K. Amanuma, H. Mori, N. Inoue, T. Takeuchi, S. Saitoh, Y. Hayashi, J. Yamada, H. Koike, H. Hada and T. Kunio, NEC Corp., Kanagawa, Japan 124 4:15 p.m. A Scalable Single-Transistor/Single-Capacitor 13.3 Memory Cell Structure Characterized by an Angled-Capacitor Layout for Megabit FeRAMs, T. Kachi, K. Shoji, H. Yamashita\*, T. Kisu\*, K. Torii, T. Kumihashi, Y. Fujisaki and N. Yokoyama, Hitachi Ltd., Kokubunji, Tokyo, Japan and \*Hitachi ULSI Engineering Corp., Tokyo, Japan 126 4:40 p.m. 13.4 Normally-off PLED (Planar Localised Electron Device) for Non-Volatile Memory, H. Mizuta, K. Nakazato, P. Piotrowicz, K. Itoh\*, T. Teshima\*, K. Yamaguchi\* and T. Shimada\*, Hitachi Europe Ltd., Cambridge, UK and \*Hitachi Ltd., Tokyo, Japan 128 SESSION 14—Advanced Shallow Junction Technology Tapa II Wednesday, June 10, 3:25 p.m. Chairpersons: Y. Taur, IBM S. Konaka, NTT Corp. 3:25 p.m. Source/Drain Extension Scaling for 0.1 µm and 14.1 Below Channel Length MOSFETs, S. Thompson, P. Packan, T. Ghani, M. Stettler, M. Alavi, I. Post, S. Tyagi, S. Ahmed, S. Yang and M. Bohr, Intel Corp., 132 Hillsboro, OR 3:50 p.m. 33nm Ultra-Shallow Junction Technology by Oxygen-Free and Point-Defect Reduction 14.2 Process, S. Shishiguchi, A. Mineji, T. Yasunaga and 134 S. Saito, NEC Corp., Kanagawa, Japan 4:15 p.m. 14.3 High Performance RF Characteristics of Raised Gate/Source/Drain CMOS with Co Salicide, T. Ohguro, H. Naruse, H. Sugaya, S. Nakamura, E. Morifuji, H. Kimijima, T. Yoshitomi, T. Morimoto, H.S. Momose, Y. Katsumata and H. Iwai, Toshiba Corp., Kawasaki, Japan 136 4:40 p.m. 14.4 Direct Channel Length Determination of sub-100nm MOS Devices Using Scanning Capacitance Microscopy, R. Kleiman, M. O'Malley, F. Baumann, J. Garno, W. Timp and G. Timp, Bell Laboratories, Lucent Technologies, Murray Hill, NJ 138

Wednesday, June 10, 8:00 p.m. - 10:00 p.m. Technology and Circuits Joint Rump Session R. Havemann, Texas Instruments Organizers: M. Kinugawa, Toshiba RJ1 High Performance Technology for 1GHz Operation and Beyond-Architecture, Design and Device Solutions 142 Moderators: Technology: Circuits B. Zetterlund, DEC S. Borkar, Intel Corp. Y. Oowaki, Toshiba H. Iwai, Toshiba 142 R2 Lithography Technology Beyond ArF (sub 0.1µm) Moderators: L. Van den hove, IMEC S. Matsui, Selete MOSFET Technology Beyond 0.1µm 143 **R-3** Moderators: R. Chapman, Texas Instruments T. Mogami, NEC **Copper Interconnect Technology Challenges** 143 **R-4** Moderators: J. Ryan, IBM T. Kikkawa, NEC SESSION 15—VLSI Manufacturing Tapa I Thursday, June 11, 8:30 a.m. Chairpersons: M. Bohr, Intel Corp. T.M. Liu, TSMC 8:30 a.m. 15.1 Excellent Process Control Technology for **Highly Manufacturable and High Performance** 0.18µm CMOS LSIs, T. Nakayama, T. Asamura, M. Kako, M. Murota, M. Matsumoto, Y. Washizu, K. Tomose, K. Kasai, Y. Okayama, K. Hashimoto, K. Ohuchi, K. Hattori, J. Shiozawa, H. Harakawa, F. Matsuoka and M. Kinugawa, Toshiba Corp., 146 Yokohama, Japan 8:55 a.m. 15.2 Optimization of a 0.18µm 1.5V CMOS Technology to Achieve 15 ps Gate Delay, I.Y. Yang, P. Gilbert, C. Pettinato, S. Anderson, R. Woodruff, V. Misra, N. Bhat, K. Reid, T. Lii, C. Yuan, D. Dyer, D. O'Meara, S. Collins, H. De and S. Veeraraghavan, 148 Motorola, Inc., Austin, TX 9:20 a.m. A Highly Manufacturable 0.25µm Multiple-Vt 15.3 Dual Gate Oxide CMOS Process for Logic/ Embedded IC Foundry Technology, M.H. Chang, J.K. Ting, J.S. Shy, L. Chen, C.W. Liu, J.Y. Wu, K.H. Pan, C.S. Hou, C.C. Tu, Y.H. Chen, S.L. Sue, S.M. Jang, S.C. Yang, C.S. Tsai, C.H. Chen, H.J. Tao, C.C. Tsai, H.C. Hsieh, Y.Y. Wang, R.Y. Chang, K.B. Cheng, T.Y. Chu, T.N. Yen, P.S. Wang, J.W. Weng, J.H. Hsu, Y.S. Ho, C.H. Ho, Y.C. Huang, R.Y. Shiue, B.K. Liew, C.H. Yu, S.C. Sun and J.Y.C. Sun, Taiwan Semiconductor Manufacturing Company, Hsin-Chu, Taiwan, 150 ROC 9:45 a.m. A Manufacturable and Modular 0.25µm CMOS 15.4 Platform Technology, P. Tsui, H. Chuang, N. Bhat,

E. Travis, S. Chheda, J. Grant, P. Gilbert, P. Chen, S.

Poon, A. Kaiser, B. Anthony, T. White, J. West, T. Vuong, S. Mattay, B. Kruth, A. Perera, J. Porter, M. Schippers, I. Yang, V. Misra, S. Venkatesan, A. Nagy

and T. Lii, Motorola, Austin, TX

**RUMP SESSIONS** 

Tapa III, Honolulu I, II, III

152

ix

SESSION 16—Reliability Technology		10:50 a.m.
Thursday June 11, 8:30 a m		and Hot Carrier-Induced Degra
Chairpersons: C. van der Poel, Philips Research Labs M. Ohkura, Hitachi, Ltd.		Drain Bias, P. Aminzadeh, M. Scharfetter, Intel Corp., Hillsboro, OR
8:30 a.m.		11:15 a.m.
16.1 Electromigration of Submicron Damascene Copper Interconnects, C. Ryu, KW. Kwon, A.L.S. Loke, V. Dubin*, R. Kavari**, G. Ray** and S.S. Wong, Stanford University, Stanford, CA and *Advanced		18.3 Deuterium Process of CMOS I Phenomena and Dramatic Imp Chen, J. Lee, J. Lyding and K. Hes Illinois, Urbana, IL
Micro Devices, Sunnyvale, CA and ""Hewlett-Packard	156	11:40 a.m.
<ul> <li>8:55 a.m.</li> <li>16.2 A New Prediction Method for Oxide Lifetime and Its Application to Study Dielectric Breakdown Mechanism, K. Okada, H. Kubo, A. Ishinaga and K. Yoneda, Matsushita Electronics Corp.</li> </ul>	130	18.4 Limitation of Post-Metallization A to Hydrogen Blocking Effect Interconnect, S. Ito, K. Noguchi, T. Clemens*, NEC Corp., Kanagawa, J Laboratories, Lucent Technologies Inc
Kvoto, Japan	158	SESSION 19—Silicide and Gate Technol
0.00		Tapa I
<ul> <li>9:20 a.m.</li> <li>16.3 Performance and Reliability of Sub-100nm MOSFETs with Ultra Thin Direct Tunneling Gate</li> <li>Oxides O. Visco C. Vern D. Page M. Song K.</li> </ul>		Thursday, June 11, 1:30 p.m. Chairpersons: W. Lynch, Semiconductor J. Ida, Oki Electric Industr
Ahmed F Ibok and M-R Lin Advanced Micro		1:30 p.m.
Devices, Inc., Sunnyvale, CA	160	19.1 Highly-Reliable, Low-Resistivity MOS Technology Using Low
16.4 A New Degradation Scheme for Direct-Tunneling		Silicidation Process K Inc T Le
Ultrathin Gate Dielectric, N. Kimizuka, T. Yamamoto		Ohshima, T. Shinohara and T.
and T. Mogami, NEC Corp., Kanagawa, Japan	162	University, Sendai, Japan
SESSION 17-Deen Sub-Micron Patterning		1:55 p.m
Tapa I		19.2 Highly Uniform Heteroepitax
Thursday, June 11, 10:25 a.m.		Silicide by Using Co-Ti Alloy fo
Chairpersons: D. Kyser, Advanced Micro Devices H. Hanafusa, Sanyo Electric Co., Ltd.		Micron Devices, T. Iinuma, H. Akuts Miyashita, Y. Toyoshima and K. Sugur Yokohama, Japan
10:25 a.m.		2:20 p.m.
17.1 CVD Photoresist Processes for Sub-0.18µm Design Rules, T. Weidman, D. Sugiarto, M. Nault, D. Mui, Z. Osborne, C. Lee* and J. Yang*, Applied Materials, Santa Clara, CA and *Intel Corporation.		19.3 Optimized Poly-Sita Gea-Gate Te Dual Gate CMOS Application, King, and C. Hu, University of Califor
Santa Clara, CA	166	2:45 p.m.
<ul> <li>10:50 a.m.</li> <li>17.2 A Novel Resist and Post-Etch Residue Removal Process Using Ozonated Chem- istries, S. DeGendt, P. Snee, I. Cornelissen, M. Lux, R. Vos, P. Mertens, D. Knotter and M. Heyns, IMEC, Leuven Belgium</li> </ul>	168	19.4 Pure Ge Mid-Gap Gate Within High Performance and Low Sta 0,18μm CMOS Process, J. Alieu, R Paoli, T. Skotnicki, C. Hernandez, Mourrain, D. Bensahel, M. Basso*, J. Haond*, France Telecom, Meylan CMUT SCS 7
Leaven, Deigian		electronics Crolles Cedex France
<ul> <li>11:15 a.m.</li> <li>17.3 A Statistical Gate CD Control Including OPC, A. Misaka, A. Goda, S. Odanaka, S. Kobayashi and H. Wurke, Musaka, M. Goda, S. Odanaka, S. Kobayashi and H. Kurke, K. Kobayashi and H. Kurke, K. Kobayashi and H. Kurke, K. Kurke</li></ul>		SESSION 20— Reliability Technology II Honolulu Suite
Janan	170	Thursday, June 11, 1:30 p.m.
11:40 a.m.		Chairpersons: J. Sansbury, Altera Corp. T. Shibata, University of To
17.4 A Novel Etch Chemistry for Low-Damage Poly-Si Gate Patterning H Richter M.A		1:30 p.m.
Aminpur, A. Wolff, R. Sorge and WD. Rau, Institute for Semiconductor Physics, Frankfurt, Germany	172	20.1 Microscopic and Statistical App Characteristics—Exponential tween Distributed Fowler Nord
SESSION 18—Hot Carriers Tapa III		cients and Its Physical Interpret K. Sakakibara, N. Ajika and H. Miy
Thursday, June 11, 10:25 a.m.		Electric Corp., Hyogo, Japan
Chairpersons: R. Rakkhit, LSI Logic J. Ida, Oki Electric Industry Co., Ltd.		1:55 p.m. 20.2 Gate-Oxide Degradation from
10:25 a.m.		(S/D) Boron Diffusion, K.P. Cheung
18.1 A New Mode of Hot Carrier Degradation in 0.18μm CMOS Technologies, C.T. Liu, E.J. Lloyd, C.P. Chang, K.P. Cheung, J. Colonell, W.Y.C. Lai, R.		Rafferty, H. Vaidya and J.T. Clemens, E Lucent Technologies, Murray Hill, NJ
Liu, C.S. Pai, H. Vaidya and J.T. Clemens, Bell Laboratories, Lucent Technologies, Murray Hill, NJ	176	

.50 .2	a.m. Temperature Dependence of Substrate Current and Hot Carrier-Induced Degradation at Low Drain Bias, P. Aminzadeh, M. Alavi and D. Scharfetter, Intel Corp., Hillsboro, OR
15 3	a.m. Deuterium Process of CMOS Devices: New Phenomena and Dramatic Improvement, Z. Chen, J. Lee, J. Lyding and K. Hess, University of Illinois, Urbana, IL
40	a.m. Limitation of Post-Metallization Annealing Due to Hydrogen Blocking Effect of Multilevel Interconnect, S. Ito, K. Noguchi, T. Horiuchi and J.T. Clemens*, NEC Corp., Kanagawa, Japan and *Bell Laboratories, Lucent Technologies Inc., Murray Hill, NJ
ss ball urse airp	ION 19—Silicide and Gate Technology day, June 11, 1:30 p.m. bersons: W. Lynch, Semiconductor Research Corp. J. Ida, Oki Electric Industry Co., Ltd.
0 p	m. Highly-Reliable, Low-Resistivity <i>bcc</i> -Ta Gate MOS Technology Using Low-Damage Xe- Plasma Sputtering and Si-Encapsulated Silicidation Process, K. Ino, T. Ushiki, K. Kawai, I. Ohshima, T. Shinohara and T. Ohmi, Tohoku University, Sendai, Japan
5 p	m. Highly Uniform Heteroepitaxy of Cobalt Silicide by Using Co-Ti Alloy for Sub-Quarter Micron Devices, T. Iinuma, H. Akutsu, K. Ohuchi, K. Miyashita, Y. Toyoshima and K. Suguro, Toshiba Corp., Yokohama, Japan
0 p 3	M.M. Optimized Poly-SitaGea-Gate Technology for Dual Gate CMOS Application, WC. Lee, TJ. King, and C. Hu, University of California, Berkeley, CA
5 p	.m. Pure Ge Mid-Gap Gate Within an Industrial High Performance and Low Standby Current 0.18μm CMOS Process, J. Alieu, R. Gwoziecki, M. Paoli, T. Skotnicki, C. Hernandez, F. Martin, C. Mourrain, D. Bensahel, M. Basso*, J. Galvier and M. Haond*, France Telecom, Meylan Cedex, France and *Centre Commun CNET-SGS-Thomson Micro- electronics, Crolles Cedex, France
ss noli ursi airp	ION 20— Reliability Technology II ulu Suite day, June 11, 1:30 p.m. persons: J. Sansbury, Altera Corp. T. Shibata, University of Tokyo
0 p 1	m. Microscopic and Statistical Approach to SILC Characteristics—Exponential Relation be- tween Distributed Fowler Nordheim Coeffi- cients and Its Physical Interpretation, N. Tsuji, K. Sakakibara, N. Ajika and H. Miyoshi, Mitsubishi Electric Corp., Hyogo, Japan
5 p 2	.m. Gate-Oxide Degradation from Source/Drain (S/D) Boron Diffusion, K.P. Cheung, CP. Chang, J. Colonell, W.Y.C. Lai, C.T. Liu, R. Liu, C.S. Pai, C. Rafferty, H. Vaidya and J.T. Clemens, Bell Laboratories,

2.	2	0	n	m
6.	~	0	μ.	

- 20.3 Local Mechanical Stress Induced Defects for Ti and Co/Ti Silicidation in Sub-0.25µm MOS-Technologies, A. Steegen, K. Maex and I. DeWolf, IMEC, Leuven, Belgium
- 2:45 p.m.
- 20.4
   Impact on Soft Error Rate of Using Platinum Electrodes in 1 Gb DRAMs, S.-H. Yang, J. Seitchik, T. Aton and H. Shichijo, Texas Instruments, Dallas, TX
   202

#### SESSION 21—Shallow Trench Isolation

Tapa I

- Thursday, June 11, 3:25 p.m.
- Chairpersons: C. Osburn, North Carolina State Univ. S. Odanaka, Matsushita Electronics Corp.

3:25 p.m.

21.1 Trench Transformation Technology Using Hydrogen Annealing for Realizing Highly Reliable Device Structure with Thin Dielectric Films, T. Sato, I. Mizushima, J. Iba, M. Kito, Y. Takegawa, A. Sudo and Y. Tsunashima, Toshiba Corp., Yokohama, Japan

3:50 p.m.

21.2 A New STI Process Based on Selective Oxide Deposition, N. Elbel, Z. Gabric, W. Langheinrich\* and B. Neureither, Siemens AG, Munich, Germany and \*SIMEC, Dresden, Germany

4:15 p.m.

- 21.3 A Shallow Trench Isolation with SiN Guard-Ring for Sub-Quarter Micron CMOS Technologies, T. Ogura, T. Yamamoto, Y. Saito, Y. Hayashi and T. Mogami, NEC Corp., Kanagawa, Japan
- 4:40 p.m.
- 21.4 Characterization and Elimination of Trench Dislocations, J. Damiano, C. Subramanian, M. Gibson, Y.-S. Feng, L. Zeng, J. Sebek, E. Deeters, C. Feng, T. McNelly, M. Blackwell, H. Nguyen, H. Tian, J. Scott, J. Zaman, C. Honcik, M. Miscione, K. Cox and J. Hayden, Motorola, Austin, TX

#### SESSION 22—Advanced Gate Dielectrics

Honolulu Suite

Thursday, June 11, 3:25 p.m.

Chairpersons: D. Huber, Wacker Siltronic E. Suzuki, Electrotechnical Laboratory

3:25 p.m.

22.1 Stacked Gate Dielectrics with TaO for Future CMOS Technologies, I. Kizilyalli, P. Roy, F. Baumann\*, R.Y. Huang, D. Hwang, C. Chacon, R. Irwin, Y. Ma, and G. Alers\*, Bell Laboratories, Lucent Technologies, Orlando, FL and \*Murray Hill, NJ

3:50 p.m.

- 22.2 Highly Robust Ultra-Thin Gate Dielectric for Giga Scale Technology, M. Khare, X.W. Wang, T.P. Ma, G.J. Cui\*, T. Tamagawa\*, B. Halpern\* and J. Schmitt\*, Yale University, New Haven, CT and \*Jet Process Corp., New Haven, CT
- 4:15 p.m.
- 22.3 Nitrogen Concentration Optimization for Down-Scaled CMOSFET with N2O-Based Oxynitride Process, Y. Okayama, K. Kasai, T. Yamaguchi, A. Ooishi, M. Takayanagi-Takagi, F. Matsuoka and M. Kinugawa, Toshiba Corp., Yokohama, Japan

4:40 p.m.

200

206

208

210

212

216

218

220

22.4 Ultra-thin, 1.0-3.0nm Gate Oxides for High Performance sub-100nm Technology, T. Sorsch, W. Timp, F. Baumann, K. Bogart, T. Boone, V. Donnelly, M. Green, K. Evans-Lutterodt, C.Y. Kim, S. Moccio, J. Rosamilia, J. Sapjeta, P. Silverman, B. Weir, and G. Timp; Bell Laboratories, Lucent Technologies, Murray Hill, NJ