# Apple Inc. v. Qualcomm Incorporated

IPR2018-01249 U.S. Patent No. 7,693,002

**Patent Owner's Demonstrative Exhibits** 

# **U.S. Patent No. 7,693,002**



## **U.S. Patent No. 7,693,002**



# **'002 Patent - Claim 1**

1. A circuit device comprising:

first logic to receive a clock signal and a first portion of a memory address of a memory array, the first logic to decode the first portion of the memory address and to apply the clock signal to a selected clock output of a plurality of clock outputs associated with a selected group of a plurality of wordline drivers that are associated with the memory array; and

second logic to decode a second portion of the memory address, the second logic to selectively activate a particular wordline driver of the selected group of wordline drivers according to the second portion of the memory address.

Ex. 1001 at 10:65-11:10

# **Contested Grounds**

Ground	Claims	Grounds for Review
1	1-28 and 31-37	Obvious over Sato
2	1-17, 20-28, 31- 36	Obvious over Asano and Itoh

Paper 2 at 2

# **Patentability**

- I. SATO DOES NOT RENDER CLAIMS 1-28 AND 31-37 OBVIOUS
- The Petition Fails to Establish a *Prima Facie* Case of Obviousness
- Sato Does Not Teach or Suggest the Claimed "Clock Signal"
- Sato Does Not Teach or Suggest the Claimed "Clock Output"
- II. <u>ASANO AND ITOH DO NOT RENDER CLAIMS 1-17, 20-28, AND 31-</u> <u>36 OBVIOUS</u>
- Petitioner's Combination is Based on Impermissible Hindsight
- The Petition's Motivation to Combine Argument is Flawed



# **Patentability**

- I. SATO DOES NOT RENDER CLAIMS 1-28 AND 31-37 OBVIOUS
- The Petition Fails to Establish a *Prima Facie* Case of Obviousness
- Sato Does Not Teach or Suggest the Claimed "Clock Signal"
- Sato Does Not Teach or Suggest the Claimed "Clock Output"
- II. <u>ASANO AND ITOH DO NOT RENDER CLAIMS 1-17, 20-28, AND 31-</u> <u>36 OBVIOUS</u>
- Petitioner's Combination is Based on Impermissible Hindsight
- The Petition's Motivation to Combine Argument is Flawed



Α. Claim 1 is Obvious Over Sato [GROUND-1] A claim may be rendered unpatentable by a single reference if a POSITA would have been motivated to modify that reference in an obvious way. SIBIA Neurosciences, Inc. v. Cadus Pharm. Corp., 225 F.3d 1349, 1356 (Fed. Cir. 2000). Notably, motivations to modify may be found implicitly in the prior art based on what the teachings of the art, a POSITA's knowledge, and the nature of the problem to be solved would have suggested to a POSITA. See In re Kahn, 441 F.3d 977, 987-88 (Fed. Cir. 2006); see also Cross Medical Prods., Inc. v. Medtronic Sofamor Danek, Inc., 424. F.3d 1293, 1322 (Fed. Cir. 2005) (motivation "equally can be found in the knowledge generally available to" a POSITA). The

Paper 2 at 9

The Board has recognized that the question of obviousness is resolved on the

basis of the four Graham factors:

(1) the scope and content of the prior art;

(2) the differences between the claimed subject matter and the prior art;

(3) the level of ordinary skill in the art; and

(4) objective evidence of nonobviousness.

See, e.g., Zetec, Inc. v. Westinghouse Elec. Co., LLC, IPR2014-00384, Paper 10 at

11-12 (P.T.A.B. July 23, 2014) (citing Graham, 383 U.S. at 17-18) (emphasis added).

Paper 11 at 28

Deposition of Petitioner's declarant:



#### The Petition:

Sato forms the basis of the Ground-1 in this Petition. As shown in Figure 3 below, Sato selectively applies a clock signal ( $\phi$ ce) to wordline drivers in a group of wordline drivers using a wordline decoder circuit (X address decoder XDCR)

and separate logic circuitry (predecoder (PDCR)).

Paper 2 at 10

below). Like the first logic in the '002 patent (conditional clock generator 110 and

decoder 112-green outline) Sato's PDCR (green) receives both a clock signal

(blue) and a first portion of a memory address (purple). APPLE-1001, Figure 1,

Paper 2 at 17

its output. APPLE-1003, ¶¶14, 65-72. For instance, the PDCR applies a clockPaper 2 at 19signal to one of a plurality of outputs similar to the conditional clock generator 110Paper 2 at 19of the '002 patent. Id. For example, compare the Figure 1 of the '002 patent withPaper 2 at 19



#### The Petition:

Timing signal  $\phi$ ce represents or renders obvious a clock signal. APPLE-

1003, ¶64-69. A POSITA would have "viewed the function of the timing signal

 $\phi$ ce as similar to or equivalent to that of a clock signal because 1) "clock" is

In view of the apparent similarity, Horst explains that a POSITA would have concluded that Sato's timing signal provides a comparable function for the PDCR as a clock signal does for a clocking clocked decoder. *Id.* Dr. Horst also notes that Sato's timing signal provides a comparable function as the clock 118 signal of the '002 patent. *Id.*, ¶65-66. Consequently, the POSITA would have reasonably viewed Sato's timing signal as disclosing or rendering obvious a clock signal.

Paper 2 at 16

Paper 2 at 14-15

Thus, Sato discloses this limitation or at least renders it obvious.

Paper 2 at 17

# **Patentability**

- I. SATO DOES NOT RENDER CLAIMS 1-28 AND 31-37 OBVIOUS
- The Petition Fails to Establish a *Prima Facie* Case of Obviousness
- Sato Does Not Teach or Suggest the Claimed "Clock Signal"
- Sato Does Not Teach or Suggest the Claimed "Clock Output"
- II. <u>ASANO AND ITOH DO NOT RENDER CLAIMS 1-17, 20-28, AND 31-</u> <u>36 OBVIOUS</u>
- Petitioner's Combination is Based on Impermissible Hindsight
- The Petition's Motivation to Combine Argument is Flawed

Qualcomm's proposed construction:

#### "Clock Signal"

The term "clock signal," as recited in each of the independent claims of

the '002 patent, should be interpreted to mean 'a periodic signal used for

synchronization." This interpretation is consistent with the plain and ordinary

Paper 11 (Qualcomm's Response) at 11

Petitioner's proposed construction:

and objective extrinsic evidence. Petitioner proposes "clock signal" be given its

plain meaning, or, if the Board views it necessary to construe the term, "clock

signal" should be interpreted as "a signal used for synchronization."

Paper 15 (Petitioner Reply) at 1

#### The '002 patent:



#### The '002 patent:

100 77) Jan 77) Au 77) Au 770 Au 7	econor: vanor: vigner: ofice: ppl. No. : for 100 s. Ch. to applico U2 11,259 A 6,539 A 6,539 A		LAYS du Sim, CA whet, Sun whet, Sun du same of this mean under 30 m m m m m m m m m m m m m m m m m m m	2447.208.01* 2014 000205 A1 2014 000205 A1 2014 000205 A1 2014 000205 A1 2014 000205 A1 2014 0020005 A1 2014 0020000 A1 2014 002000 A1 000 00000 A1 000 00000 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A1 A	3 2000 Harinaba 2000 Valanada 2000 Valanada 2000 Valanada 3 2000 Harihand 3 2000 Harihand 2 20	Sec. 24     S			
77) An *) No 211 Ap 221 Fit 321 U 50 511 M 511 M 51 M 5	olgner: olice ept. Na. 1 lat 5 2000/0 8, CL - 120 8, CL - 1 Mit of CL U2 11,250 A 5,550 A	(10) GUA COMM Isorper Diago. CA (20) Siliper to any disclamant, USAC 1020-104 (10) CA (10) (10) (10) CA (10) (10) (10) (10) Paire Path Reading Them Paire Path Reading Them Path Reading Th	wind, Son dar temp of Hile inned under 33 m m m m m m m m m m m m m m m m m m	2011 01 01 5500 A1 = 2011 01 01 01 2012 A1 = 2011 01 01 01 2012 A1 = 2011 01 01 2012 A1 = 2011 01 01 2012 A1 = 2011 01 01 01 01 01 01 01 01 01 01 01 01	b.2005 Ramored Samo 2.2005 Hendown 9.2006 Hendown 9.2006 Ha 2.2006 Ha 2.2	Sec. 24     S			
*) No 21) Ap 22) 71 22) 71 21) 10 21) 10 21] 10 22]	efficie ppl. No. : lot2 S 2008/0 6. CL S CL - otol offCl so applice U2 U250 A 6.520 A 5.520 A	Sliqui, C.A.(30) Sliqui to any disclations, patern is evented of any USAC (1541)/19/4-6409- 143564,333 Oct. III, 3066 Prior Pablications Deta Prior Pablications Deta Bartino, J. A., 18, 20 0 (2005.81) Bartino, J. C. C., 19/2 Bartino, C. C. C., 20 Bartino, C. C. C. C., 20 Bartino, C. C. C. C., 20 Bartino, C.	the term of this meet under 35 8 8 8 8 8 8 8 8 9 9 9 9 9 9 9 9 9 9 9	2014 82 04 0000 A 11 2014 20 2014 A 1 2014 20 2014 A 1 2014 20 2014 A 1 2014 2014 2014 A 2 2014 2014 2014 A 2 2014 A 2 2	12.2004 Its 3.2005 Cuo CHER, PURLICAD Report - PCTESOF (2007) AND COMPANY COMPANY AND COMPANY COMPANY AND COMPANY ADSTR.ACT Entrive orthodiatant and science all aging in the signed and a first or and a first work of the signed and a first work that driven y accessible the driveny accessible the driveny accessible the driveny	OV3 000001 - International Mary 14, 2005. minimal Tonale Nucleo.			
21) Ar 22) 23 21) 24 21) 24 21] 24 21	rpl. No. : loci 5 2008/0 6. CL 5. CL 5. CL 5. CL 5. Spillo U2 1.250 A 6.530 A 1.256 A	prior is overheld or all 2024. USAU by 9-60ys. 10560,032 Ord. 10, 2006 Prior Publication Drus 08/078-01 Apr. 16, 30 0 0000,010 0000,0000,0000,0000,0000,0000,0000,0000,0000	nnof mder 37 8 88 80 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	knowniaud Stead, Sanch Johleny - Ri Weiter Quinia - KY Weiter Quinia - KY Weiter By examiner Primary Examiner (24) Akswey, Age Konnardeki, Sara D (57) In a particular illum networks fillon ingle legie reviews a side memory withous an entropy differs. a memory withous for direct of the direct of the direct of the direct of the direct of	Rapat - PCT1305 reprot PRETOTION- CONTROLLAND - Loss Office - Mont - Anno Office - Mark - Anno - Mathematic Three - Mathematic Three - Mathematic Three - Mathematics - Ma	000000 - International Mary H. 2005. International Founds Numbers. No. 2005. A Product Pattern a - citrat device flast in - dised-over The first proteins of a consensory to filter portion of the subscredent signal to a neuroscient of with the			
22) F1 17) 18) 10) 10) 10) 10) 10) 10) 10) 10	Int S 2008/0 e. CL DC 120 S. CL - Md of CL o applic U2 U200 A S. 520 A U200 A	Oct. 10, 2006 Prior Publication Data Bar728 A1 Apr. 18, 20 P (2005.81) Bar80 P (2005.81) P (2005.81) P (2005.81) P (2005.81) P (2005.81) P	008 0.06, 345/230.5 	* vised by examine Primary Examiner, ('41, Akorwey, Age Kannarchik, San D (57) In a particular illust includes find ingle logic resolutions and address of a manus memory address, an elected group of memory arthro- for manuscry address.	<ul> <li>Midtasel T Transot, an France Nicele clipitation, and the second s</li></ul>	oloss 3. Pauloy, Pator a circuit durine that a disclosed. The first profiles of a monorey in filer particular of the etherclotch signal to a monorisid			
12) 13 51) Int 51) Int 51) 50 50 50 50 50 50 50	S 2008/0 s. CL IDC ID0 S. CL idd of CL is applica is applica U2 U2 U2 U2 U2 U2 U2 U2 U2 U2	Prior Publication Data SAT78 A1 Apr. 18, 20 9 (2005.01) Iso200 solfication Nearch dos Clin for complete sourc References Clind 8, PATINT DOCLAMINETS 9 (1911) Name of al 9 (1917) Name of al	008 0.06, 345/230.5 	Primary Econoliser (74) Alexense, Age Konsorchik, Sara D (57) In a particular illusi inclusive first imple legic reactives a rike address of a mona memory address, an selected group of memory andress, the for memory address, and selected group of memory and these for memory address.	Matuali T Tran ut, av Jenu-Nich djohrsky ABSTRACT trative embediation and second logic i di signal and a first y array, discodes di si oficerively applie socialize dataset socialize dataset	a -circuit duvice that a disclosed. The first parties of a summery in first particular of the effect particular signal to a measurised with the			
11 14 11	e. CL IDC ID0 S. CL Mid of CD is applic U2 U250 A IS500 A IS500 A	04/728.A1 Apr. 14, 30 0 (2005.81) 160/216 Nearth door file for complete sourc Boferences Cited 8. PATIENT DOCUMENTS • \$1911 Nistan col. • \$1919 Desrev et al. • \$1919 Desrev et al.	008 0.06, 345/230.5 	(74) Alicense, Age Konsorchik; Sum D (57) in a particular illusi inclusive first imple legic encolours a side address of a monte memory address, in selected group of inclusive programs, the flat memory address, warefilter driver of memory address.	nt, av Fran-Nich ilpolansky ABSTRACT trativa cathodianant nati secrend legte i di signal and a fact or array, dacodos ti al selectively applie socializz dators sociali diversi	a -circuit duvice that a disclosed. The first parties of a summery in first particular of the effect particular signal to a measurised with the			
511 km 421 52) 120 50 50 50 50 50 50 50 50 50 50 50 50 50	e. CL IDC ID0 S. CL Mid of CD is applic U2 U250 A IS500 A IS500 A	(2005.01)     366229 institution Search institution Search References Cited References Cited A PATENT DOCUMENTS 4 \$1007 Deserve of 4 \$1007 Deserve of 5 31007 Deserve of 5 31007 Deserve of 5 31007 Deserve of	0.06, 305/233.5 	In a particular illust inclusics first legic legic encorres a clo- aditess of a monte- memory address, an selected group of memory arms. The for memory achieves wordline driver of	trative cathodianant and screend legic i de signol and o fast ey array, daeodos ti ad adactively applie wordline deivers weend legic dearch	a disclosed. The first parties of a monory to first portion of the a threefork signal to a monorisied with the			
423 52) 123 50 50 50 50 50 50 50 50 50 50 50 50 50	USPA A STATE	36028 andBeathen Nearch does file for complete searc References Cited 5. PATENT DOCUMENTS 5. 1911 Nalaze et al. – 5. 21097 Deserve et al. – 2. 21097 Search	<ul> <li>Sastymon, Set233</li> <li>Sastymony.</li> <li>Sastymony.</li> </ul>	includes first ingic legis encoives a do address of a mome memory address, in referred group of memory army. The fluctuation of the memory address wordling driver of	and second legic i slip signal and a first sty array, classidas th ad selectively applie wordline drivers account legic drawed	a disclosed. The first parties of a monory to first portion of the a threefork signal to a monorisied with the			
5,85 5,30 5,30	U3 1,359 A 6,539 A	References Cited A PATENT DOCUMENTS 4 91991 Nations of al 4 11997 Passers of al 3 11997 Nation	NUTRON.	memory address, in selected group of memory army. The the memory address wordline driver of	nd selectively applie wordline drivers necessillegic descole	stheeleek signal to a massisied with the			
5,85	1,929 A 6,529 A 12,766 A	PATENT DOCUMENTS     91991 Nalaas et al     11997 Danse et al     11997 Danse et al	365/733.86	memory arms. The the memory addre wordline driver of	accend logic decode	meacetoled with the			
5,59	1,929 A 6,529 A 12,766 A	<ul> <li>9/1991 Nakazo et al</li></ul>	365/733.86	wording driver of		memory army. The accord logic decodes as second portion of			
5,59	6,539 A 12,766 A	<ul> <li>31897 Deservet al</li> <li>31897 Name</li> </ul>		second as to the or	the memory address and selectively activates a particular wordline driver of the selected group off wordline drivers				
					the sectors group could portice of the Jalan, 5 Drawing:	noncery address.			
				1	u _ 10				
				North Contraction					
			Ok-3.3r	-	Rancher Albust				
		-)3		臣國					
		Emotion Beneater	110 Constant (2000) 110 (2000) 112 (2000) 112 (2000) 110 (2000)	teri nor nor nor nor nor nor nor nor nor nor					

#### SUMMARY

One particular advantage of a particular illustrative embodiment of the circuit device is that a timing delay from a clock to a particular wordline is reduced. Still another particular advantage of a particular illustrative embodiment of the circuit device is that the clock driver's capacitance loading may also be reduced. Another particular advantage of a particular illustrative embodiment is that use of multiple conditional clocks to selectively apply a clock signal reduces power consumption. In a particular embodiment, the clock power consumption may be reduced to one-fourth of the power consumed by a single clock system (e.g. the power consumption of a clock generator may be reduced by 75%). This reduction in power consumption provides an additional advantage in that power is conserved for use in other processes and/or to extend an operational life of a power source, such as a battery.

Ex. 1001 at 1:64-2:12

The IEEE Dictionary:





#### Asynchronous memory systems:

56. Asynchronous static RAMs (SRAMs) respond to asynchronous changes at the device's address pins by generating multiple internal timing signals that are used to orchestrate the operation of the SRAM's internal circuitry during a read or a write operation. Essentially, this means that there exists some control logic circuitry in the asynchronous SRAM that can asynchronously accept externally asserted control signals, read row and column addresses, and then generate appropriately timed sequences of internal timing signals (in the form of pulses or strobe signals) to direct the movement of data onto, within, and off of the SRAM. The external interface to the control logic on the asynchronous SRAM

low write enable (WE#). Various timing constraints among the external control signals and address/data signals must be satisfied in order to ensure correct operation.<sup>2</sup> The duration and precise timing of internal timing signals is also key to the correct operation of the device. Guaranteeing that the controller can

Ex. 2001 (Pedram Decl.) at ¶56



Itoh Fig. 6.14 – "The asynchronous operation of a DRAM chip." (Ex. 2003 at 18.)

#### Synchronous memory systems:

61. An alternative to asynchronous memory is to make the RAM interface synchronous, such that requests can only arrive at regular intervals of a periodic clock signal. This allows the latches internal to the RAM to be controlled by a common, periodic system clock signal. The primary benefit of synchronous RAM, or synchronizing RAM operation with the CPU clock, is that it improves the predictability of event timing—put simply, events such as the arrival of commands or the driving of output data either occur in synchrony with the periodic clock, or they do not occur. Stated differently, synchronous RAM drives internal activities

Ex. 2003 (Itoh) at 19. In the synchronous system depicted above, a periodic clock signal "CLK" is used, and all events occur in synchrony with the periodic clock signal CLK. In particular, a row address strobe signal RS1 is generated from the

Ex. 2001 (Pedram Decl.) at ¶¶61-62



Itoh Fig. 6.15 – "The synchronous operation of a DRAM chip." (Ex. 2003 at 19.)

#### Dr. Massoud Pedram:

65. The POSA would understand that the '002 patent discloses a synchronous memory system that uses a periodic clock signal. Indicia of this can be found in the fact that the patent does not describe a timing generator circuit to generate various internal timing signals in response to externally provided control

Patent 7,693,002

ase IPR

#### DECLARATION OF DR. MASSOUD PEDRAM

I, Massoud Pedram, do hereby declare:

 I am making this declaration at the request of Qualcomm Incorporated ("Qualcomm" or "Patent Owner") in the matter of the *Inter Partes* Review of U.S. Patent No. 7,693,002 ("the '002 patent").

 I am being compensated for my work in this matter at my standard hourly rate of \$900 for consulting services. My compensation in no way depends on the outcome of this proceeding.

- 3. In preparing this Declaration, I considered the following materials:
  - a. The '002 patent (Ex. 1001) and its file history (Ex. 1002);

QUALCOMM EXHIBIT 2001 Apple v. Qualcomm IPR2018-01249 Ex. 2001 (Pedram Decl.) at ¶65

# **Blank Slide**

JONES DAY

#### Petitioner's dictionary definitions for the term "clock":

clock (1) (A) A device that generates periodic signals used for synchronization. (B) A device that measures and indicates time. See also: master clock; real-time clock; time-of-day clock; timer; wall clock. (C) A register whose content changes at regular intervals in such a way as to measure time. (C) [20]

(2) A signal, the transitions of which (between the low and high logic level [or vice versa]) are used to indicate when a stored-state device, such as a flip-flop or latch, may perform an operation. (C/TT) 1149.1-1990, 1149.5-1995
(3) An object that measures the passage of time. The current value of the time measured by a clock can be queried and, possibly, set to a value within the legal range of the clock. (C/PA) 1003.5b-1995, 9945-1-1996

(4) (A) A device that generates periodic, accurately spaced signals used for such purposes as timing, regulation of the operations of a processor, or generation of interrupts.
(B) To trigger a circuit to perform an operation, such as to accept data into a register. (C) 610.10-1994
(5) See also: dynamometer.

#### Ex. 1014 at 4

**clock**—1. A pulse generator or signal waveform used to achieve synchronization of the timing of switching circuits and the memory in a digital computer system. It determines the speed of the CPU. 2. A timing device in a system: usually it provides a continuous series of timing pulses. 3. An electronic circuit that generates timing pulses to synchronize the operation of a computer as well as keep time. 4. A strobe signal that activates a certain sequence of operations. 5. An electronic circuit or device for producing precisely timed, repetitive voltage pulses of fixed frequency and amplitude.

#### **IEEE Dictionary**

Seven (7) entries for the term "clock"

#### Modern Dictionary of Electronics

Five (5) entries for the term "clock"

Ex. 1015 at 3-4

#### Petitioner's dictionaries:



Ex. 1014 at 4

#### **IEEE Dictionary**

clock signal A periodic signal used for synchronizing events. Synonyms: clock pulse; timing pulse. (C) 610.10-1994

Ex. 2002 at 9



Ex. 1015 at 3-4

#### Modern Dictionary of Electronics

**clock frequency**—In digital computers, the master frequency of periodic pulses that are used to schedule the operation of the computer.

Ex. 1015 at 4

The '002 patent claims:

1. A circuit device comprising:

first logic to receive a clock signal and a first portion of a memory address of a memory array, the first logic to decode the first portion of the memory address and to apply the clock signal to a selected clock output of a plurality of clock outputs associated with a selected group of a plurality of wordline drivers that are associated with the memory array; and

second logic to decode a second portion of the memory address, the second logic to selectively activate a particular wordline driver of the selected group of wordline drivers according to the second portion of the memory address.

Sato:



#### The Petition:

Sato forms the basis of the Ground-1 in this Petition. As shown in Figure 3 below, Sato selectively applies a clock signal ( $\phi$ ce) to wordline drivers in a group of wordline drivers using a wordline decoder circuit (X address decoder XDCR) and separate logic circuitry (predecoder (PDCR)). FIG. 3 First Clock Address Outputs Pce First Portion Group of ax0 Logic Wordline XDCR ax0 FROM XADB PDCR Drivers WDO NAGO Vcco -Q29 EQd1 WO axi 50 ax Q19 Qd2 Second Address M-ARY Portion WD3 Vcc Vcc 2 -030 -EOd1 W3 Second 020 Logic Φce FROM TC Clock

26

Paper 2 at 10

J<u>ONES</u> DAY

#### Sato:

United States Patent [19]

[54] SEMICONDUCTOR MEMORY DEVICE WITH FIRST AND SECOND WORD LINE DRIVERS

Sato et al.

[22] Filed:

[11] Patent Number:

4.763.304 8/2888 Usenati ----

[45] Date of Patent: Aug. 21, 1990

4.951.259

**APPLE 1005** 

coder XDCR. A timing signal  $\phi$ ce (a selection control [21] Appl. No.: 156,74 signal) is supplied, too, from a later-discussed timing control circuit TC to the X address decoder XDCR. U.S. PATENT This timing signal  $\phi$ ce is generated in accordance with a chip enable signal CE supplied as a control signal from outside and is kept at a high level under the selection state of this CMOS static RAM. As will be described

Ex. 1005 at 3:59-65

#### Dr. Massoud Pedram:

UNITED STATES PATENT AND TRADEMARK OFFICE						
BEFORE THE PATENT TRIAL AND APPEAL BOARD						
Apple Inc. Petitioner						
v.						
Qualcomm Incorporated Patent Owner						
Case IPR2018-01249 Patent 7,693,002						
DECLARATION OF DR. MASSOUD PEDRAM						
I, Massoud Pedram, do hereby declare:						
1. I am making this declaration at the request of Qualcomm Incorp						
("Qualcomm" or "Patent Owner") in the matter of the Inter Partes Review of U.S.						
Patent No. 7,693,002 ("the '002 patent").						
2. I am being compensated for my work in this matter at my sta						
hourly rate of \$900 for consulting services. My compensation in no way de						
on the outcome of this proceeding.						
3. In preparing this Declaration, I considered the following materia						
a. The '002 patent (Ex. 1001) and its file history (Ex. 1002);						
QUALCOMM EXHIBI Apple v. Cur IPR2018						

97. Sato provides no teaching that the chip enable signal CE# is periodic, and in fact, this signal would not be periodic. CE# assumes a low value only when the CMOS static RAM of Sato is selected for read or write operations, and otherwise assumes a high value. The signal  $\phi$ ce has a value that is opposite that of the CE# signal, such that  $\phi$ ce assumes a high value only when the CMOS static RAM of Sato is selected for read or write operation, and otherwise assumes a low value. The access pattern to a static RAM is determined by the access needs of the component or device using the static RAM as memory. For example, in the very

98. The resulting access pattern is highly irregular and does not result in a

periodic high/low state of CE#, and therefore,  $\phi$  is not a periodic signal. Sato

does not suggest that its static RAM would be accessed in a regular manner. A

Ex. 2001 at ¶¶97-98

#### Dr. Massoud Pedram:

102. The POSA would understand Sato's memory system to be asynchronous because it is an exact match of the asynchronous systems described above. In Sato, the timing control circuit TC is the control logic circuitry required by asynchronous memory systems. The timing circuit TC takes as input asynchronous external control signals (chip enable signal CE#, write enable signal WE#, and output enable signal OE#) and generates timing signals  $\phi$ ce,  $\phi$ sa,  $\phi$ oe, and  $\phi$ we. These timing signals are used to effect address decoding and memory

above. Thus, in Sato, there is no single, periodic clock signal to which memory operations are synchronized, but rather multiple internal timing signals  $\phi$ ce,  $\phi$ we,  $\phi$ sa, and  $\phi$ oe for controlling different components of the memory system.



Ex. 2001 at ¶102

Ex. 1005 at Fig. 4

#### Deposition of Petitioner's declarant:



#### Sato:

the circuit. The gates of these reset MOSFETs  $Q29 \sim Q30$  are connected in common to the gates of the corresponding capacitance cut MOSFET  $Q19 \sim Q20$ , and the corresponding selection signals  $\phi x0 \sim \phi x3$  are supplied to them, respectively.

Ex. 1005 at 9:68-10:4



Ex. 1005 at Fig. 3

# **Patentability**

- I. SATO DOES NOT RENDER CLAIMS 1-28 AND 31-37 OBVIOUS
- The Petition Fails to Establish a *Prima Facie* Case of Obviousness
- Sato Does Not Teach or Suggest the Claimed "Clock Signal"
- Sato Does Not Teach or Suggest the Claimed "Clock Output"
- II. <u>ASANO AND ITOH DO NOT RENDER CLAIMS 1-17, 20-28, AND 31-</u> <u>36 OBVIOUS</u>
- Petitioner's Combination is Based on Impermissible Hindsight
- The Petition's Motivation to Combine Argument is Flawed

The '002 patent claims:

1. A circuit device comprising:

first logic to receive a clock signal and a first portion of a memory address of a memory array, the first logic to decode the first portion of the memory address and to apply the clock signal to a selected clock output of a plurality of clock outputs associated with a selected group of a plurality of wordline drivers that are associated with the memory array; and

second logic to decode a second portion of the memory address, the second logic to selectively activate a particular wordline driver of the selected group of wordline drivers according to the second portion of the memory address.

#### The Petition:

110 (green outline) in the '002 patent, the PDCR (green) applies the clock signal

(blue) to one of four outputs (red) according to the first portion of the memory

address (purple). Compare APPLE-1001, 3:26-36 with APPLE-1005, 5:25-31,

10:36-39; see also APPLE-1003, ¶¶14, 65-72.

Paper 2 at 19



Sato's "timing signal" or "selection control signal"  $\phi$ ce:

coder XDCR. A timing signal  $\phi$ ce (a selection control signal) is supplied, too, from a later-discussed timing control circuit TC to the X address decoder XDCR.

plied from the Y address buffer YADB. This Y address decoder YDCR is operated selectively in accordance with the timing signal  $\phi$ ce supplied from the timing control circuit TC in the same way as the X address decoder XDCR.

Ex 1005 at 4.27-31

potential. The gates of MOSFETs Qg1 and Qg4 are connected in common and the timing signal  $\phi$ ce (selection control signal) described above is supplied to them.

Ex. 1005 at 5:48-50

source voltage Vcc of the circuit. The timing signal  $\phi$ ce described above is supplied in common to the gates of these reset MOSFETs. These reset MOSFETs

Ex. 1005 at 7:1-3

Sato's "selection signals"  $\phi x0$ ,  $\phi x1$ ,  $\phi x2$ , and  $\phi x3$ :

word line drive circuit X address decoder X selection signal $\phi x 0 \sim$	address decoder XDCR. Each has the function of a part of the DCR when the corresponding $\phi x3$ is supplied from the pre-	Ex. 1005 at 1:48-54	
P-channel MOSFET drive circuit.	the inversed internal add inversed internal address sig level and when both the no signals ax0 and ax1 are at t tively.	ass signals $\underline{ax0}$ and $\underline{axl}$ liress buffer XADB and $\sim \phi x3$ . These selection lectively in accordance that address signals $ax0$ and $dx0$ is set to the inversed internal at the high logic level. $x1, \phi x2$ and $\phi x3$ are set both the non-inversed	Ex. 1005 at 5:25-42
		Q15~Q16, respective cut MOSFETs of ear supplied in common f gate of the first MO Q13 and Q15, and the common to the gate sented by MOSFETs tion signals $\phi xl$ and of the pre-decoder PDC third MOSFETs amo	ely. Among the four capacitance ich set, the selection signal $\phi x0$ is from the pre-decoder PDCR to the SFET represented by MOSFETs e selection signal $\phi x3$ is supplied in e of the fourth MOSFET repre- Q14 and Q16. Similarly, the selec- $\phi x2$ are supplied in common from CR to the gates of the second and ong the four capacitance cut MOS- espectively. Accordingly, the in- Ex. 1005 at 6:45-56
# Sato § 103: Sato Does Not Teach or Suggest the Claimed "Clock Output"

### Dr. Massoud Pedram:



### Sato § 103: Sato Does Not Teach or Suggest the Claimed "Clock Output"

Sato:

FIG. 1



The pre-decoder PDCR decodes the lower 2-bit complementary internal address signals ax0 and axl supplied thereto from the X address buffer XADB and generates selection signals  $\phi x 0 \sim \phi x 3$ . These selection signals  $\phi x 0 \sim \phi x 3$  are formed selectively in accordance with the complementary internal address signals ax0 and ax1. In other words, the selection signal  $\phi x0$  is set to the high logic level when both the inversed internal address signals ax0 and ax1 are at the high logic level. Similarly, the selection signals  $\phi x1$ ,  $\phi x2$  and  $\phi x3$  are set to the high logic level when both the non-inversed internal address signal ax0 and the inversed internal address signal ax1 are at the high logic level, when both the inversed internal address signal  $\overline{ax0}$  and noninversed internal address signal ax1 are at the high logic level and when both the non-inversed internal address signals ax0 and ax1 are at the high logic level, respectively.

Ex. 1005 at 5:25-42

38

Ex. 1005 at Fig. 1

# **Patentability**

- I. SATO DOES NOT RENDER CLAIMS 1-28 AND 31-37 OBVIOUS
- The Petition Fails to Establish a *Prima Facie* Case of Obviousness
- Sato Does Not Teach or Suggest the Claimed "Clock Signal"
- Sato Does Not Teach or Suggest the Claimed "Clock Output"
- II. <u>ASANO AND ITOH DO NOT RENDER CLAIMS 1-17, 20-28, AND 31-</u> <u>36 OBVIOUS</u>
- Petitioner's Combination is Based on Impermissible Hindsight
- The Petition's Motivation to Combine Argument is Flawed







Deposition of Petitioner's declarant:



Asano:



Petition:



Dr. Massoud Pedram:



44

Asano:



Ex. 1006 at Fig. 2



### Petition:

¶¶121-122. Because Asano represents the predecoder 202 simply using a block element in a block diagram, a POSITA would have looked to Itoh's textbook circuits in determining how the internal structure of the predecoder 202 would be built as separate logic sections for decoding different portions of the 6-bit memory address. A POSITA designing Asano's memory circuit would have naturally

Paper 2 at 35

Deposition of Dr. Massoud Pedram:



# **Patentability**

- I. SATO DOES NOT RENDER CLAIMS 1-28 AND 31-37 OBVIOUS
- The Petition Fails to Establish a *Prima Facie* Case of Obviousness
- Sato Does Not Teach or Suggest the Claimed "Clock Signal"
- Sato Does Not Teach or Suggest the Claimed "Clock Output"
- II. <u>ASANO AND ITOH DO NOT RENDER CLAIMS 1-17, 20-28, AND 31-</u> <u>36 OBVIOUS</u>
- Petitioner's Combination is Based on Impermissible Hindsight
- The Petition's Motivation to Combine Argument is Flawed



### Petition:



Asano FIG. 2/

Itoh FIG. 3.46

WL ENABLE

238

WL ENABLE

226

Paper 2 at 38

#### Petition:

Specifically, Itoh discloses well-known circuits that illustrate a possible

implementation of the internal structure for the predecoder 202. APPLE-1003,

Paper 2 at 35

### Deposition of Petitioner's declarant:



Ex. 2005 at 52:14-18

not done so, and its obviousness ground is therefore deficient. In fact, the Board routinely rejects obviousness arguments where, as here, a petitioner fails to provide a sufficient factual basis for its assertions. *See, e.g., Heart Failure Techs., LLC v. Cardiokinetix, Inc.,* IPR2013-00183, Paper 12 at 9 (PTAB July 31, 2013) ("Petitioner must show some *reason* why a person of ordinary skill in the art would have thought to combine *particular* available elements of knowledge, as evidenced by the prior art, to reason the claimed invention.") (emphasis in original).

Paper 11 at 54-55

### Petition:

circuits in Figure 3.46. As an example, a POSITA could have implemented	
Asano's predecoder using a combination of the predecoder circuits disclosed by	Paper 2 at 37
Itoh as shown in the annotated version of Asano's Figure 2 below.	

As discussed above, a POSITA would have understood that the "first logic"

portion of Asano's predecoder could be implemented using known logic circuitry

Paper 2 at 42

such as that disclosed by Itoh. Such circuitry would have been a 1:2 decoder that

"The issue is not whether a skilled artisan *could* [combine the references] or whether it would have been trivial to do so. The issue is whether a skilled artisan *would have been motivated to do so* based on teachings of the references ...." *TRW Automotive US LLC v. Magna Elecs., Inc.*, IPR2014-01355, Paper 21 at 15 (PTAB Nov. 19, 2015) (emphasis added).

### Petition:

[1] Itoh illustrates the circuit design of several predecoder circuits which a POSITA would have readily applied if seeking to implement Asano's predecoder 202.	Why?
[2] Because Asano represents the predecoder 202 simply using a block element in a block diagram, a POSITA would have looked to Itoh's textbook circuits in determining how the internal structure of the predecoder 202	Why?
[3] A POSITA designing Asano's memory circuit would have naturally turned to a textbook such as Itoh's for details on memory design techniques for a predecoder.	Why?
[4] The POSITA would have understood that Itoh's individual predecoder circuits would merely perform their intended functions when implemented in Asano's predecoder 202.	Why?
Paper 17 at 23-25 (quoting Paper 2 at 35)	J'n

#### **CERTIFICATE OF SERVICE**

The undersigned hereby certifies that a copy of the foregoing Patent Owner's Demonstrative Exhibits was served on October 7, 2019 by email, as follows:

W. Karl Renner IPR39521-0054IP1@fr.com axf-ptab@fr.com

Thomas A. Rozylowicz PTABInbound@fr.com rozylowicz@fr.com tar@fr.com

Timothy W. Riffe PTABInbound@fr.com riffe@fr.com

Kenneth J. Hoover hoover@fr.com

Whitney A. Reichel wreichel@fr.com

Date: October 7, 2019

/ Joshua R. Nightingale / Joshua R. Nightingale, Reg. No. 67,865 JONES DAY 500 Grant Street, Suite 4500 Pittsburgh, PA 15219

Counsel for Patent Owner