# IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF NEW JERSEY

INVENSAS BONDING TECHNOLOGIES, INC.,

Plaintiff,

V.

SAMSUNG ELECTRONICS AMERICA, INC., and SAMSUNG ELECTRONICS CO., LTD.,

Defendants.

Civil Action No.: 17-7609-RMB-KMW

# JURY TRIAL DEMANDED

Magistrate Judge Karen M. Williams

# **DECLARATION OF THE ELECTROCHEMICAL SOCIETY**

I, Elizabeth Craanen, am over twenty-one (21) years of age. I have never been convicted of a felony, and I am fully competent to make this declaration. Under penalty of perjury, I declare the following to be true to the best of my knowledge, information, and belief:

- 1. I am Director of Publications for The Electrochemical Society, Inc. ("ECS").
- 2. Among my responsibilities as Director of Publications, I act as a custodian of certain records for ECS.
- 3. I make this declaration based on my personal knowledge, information contained in the business records of ECS, or confirmation with other responsible ECS personnel with such knowledge.
- ECS received a subpoena in the above-captioned matter requesting the production of documents.
- 5. It is the regular practice of ECS to publish articles and other writings and make them available to the public. ECS maintains copies of publications in the ordinary course of its regularly conducted activities.

6. The articles listed below, along with their abstracts, are attached as Exhibits to this declaration:

Exhibit	Reference	Date of Public Availability
A	M. Reiche et al., <i>The Effect of a Plasma Pretreatment on the Si/Si Bonding Behaviour</i> , 97-36 Electrochemical Society Proceedings 437 (1997).	February 23, 1998
В	Amirfeiz et al., Formation of Silicon Structures by Plasma- Activated Wafer Bonding, Journal of the Electrochemical Society, Vol. 147 (2000) pp. 2693-2698.	July 11, 2000
С	Karin Ljungberg et al., Modification of Silicon Surfaces with H2SO4:H2O2:HF and HNO3:HF for Wafer Bonding Applications, Journal of The Electrochemical Society, Vol. 143 No. 5 (1996) pp. 1709-1714.	May 14, 1996
D	W. P. Maszara, Silicon-on-Insulator by Wafer Bonding: A Review, Journal of The Electrochemical Society, Vol. 138, No. 1 (1991).	January 3, 1991
Е	E. Bertagnolli, et al., <i>Interchip Via Technology - Three Dimensional Metallization or Vertically Integrated Circuits</i> , Electrochemical Society Proceedings, v. 97-36, 509-520 (1997).	February 23, 1998

- 7. I obtained a copy of each of the attached Exhibits by downloading the contents from the ECS Digital Library, <a href="www.ecsdl.org">www.ecsdl.org</a>, and Google Books, www.books.google.com, where they are maintained in the ordinary course of ECS's business.
- 8. The attached Exhibit A is a true and correct copy of the reference as it existed on or about September 14, 2018. Because of the manner in which ECS retains such documents, the attached Exhibit A is a true and correct copy of the reference as it existed on the "Date of Public Availability" listed in the above table. The Exhibit is a scanned copy of the Exhibit as it was originally printed on the Date of Public Availability, ECS does not modify the contents of publications when making them available online, etc.

- 9. The reference attached as Exhibit A was publicly available by the date listed under "Date of Public Availability" in the above table, as verified by steps outlined in ECS's standard operating procedure for rights and permissions, attached as Exhibit F.
- 10. As of the "Date of Public Availability" listed for the attached Exhibit A, interested members of the public could obtain a copy of this reference by requesting the information in writing and paying a fee of \$150 as outline in the standard operation procedure of rights and permissions.
- 11. The attached Exhibit B is a true and correct copy of the reference as it existed on or about September 14, 2018. Because of the manner in which ECS retains such documents, the attached Exhibit B is a true and correct copy of the reference as it existed on the "Date of Public Availability" listed in the above table. The Exhibit is a scanned copy of the Exhibit as it was originally printed on the Date of Public Availability, ECS does not modify the contents of publications when making them available online, etc.
- 12. The reference attached as Exhibit B was publicly available by the date listed under "Date of Public Availability" in the above table, as verified by steps outlined in ECS's standard operating procedure for rights and permissions, attached as Exhibit F.
- 13. As of the "Date of Public Availability" listed for the attached Exhibit B, interested members of the public could obtain a copy of this reference by requesting the information in writing and paying a fee of \$150 as outlined in the standard operation procedure of rights and permissions.

- 14. The attached Exhibit C is a true and correct copy of the reference as it existed on or about September 14, 2018. Because of the manner in which ECS retains such documents, the attached Exhibit C is a true and correct copy of the reference as it existed on the "Date of Public Availability" listed in the above table. The Exhibit is a scanned copy of the Exhibit as it was originally printed on the Date of Public Availability, ECS does not modify the contents of publications when making them available online, etc.
- 15. The reference attached as Exhibit C was publicly available by the date listed under "Date of Public Availability" in the above table, as verified by steps outlined in ECS's standard operating procedure for rights and permissions, attached as Exhibit F.
- 16. As of the "Date of Public Availability" listed for the attached Exhibit C, interested members of the public could obtain a copy of this reference by requesting the information in writing and paying a fee of \$150 as outline in the standard operation procedure of rights and permissions.
- 17. The attached Exhibit D is a true and correct copy of the reference as it existed on or about September 14, 2018. Because of the manner in which ECS retains such documents, the attached Exhibit D is a true and correct copy of the reference as it existed on the "Date of Public Availability" listed in the above table. The Exhibit is a scanned copy of the Exhibit as it was originally printed on the Date of Public Availability, ECS does not modify the contents of publications when making them available online, etc.

- 18. The reference attached as Exhibit D was publicly available by the date listed under "Date of Public Availability" in the above table, as verified by steps outlined in ECS's standard operating procedure for rights and permissions, attached as Exhibit F.
- 19. As of the "Date of Public Availability" listed for the attached Exhibit D, interested members of the public could obtain a copy of this reference by requesting the information in writing and paying a fee of \$150 as outline in the standard operation procedure of rights and permissions.
- 20. The attached Exhibit E is a true and correct copy of the reference as it existed on or about September 14, 2018. Because of the manner in which ECS retains such documents, the attached Exhibit E is a true and correct copy of the reference as it existed on the "Date of Public Availability" listed in the above table. The Exhibit is a scanned copy of the Exhibit as it was originally printed on the Date of Public Availability, ECS does not modify the contents of publications when making them available online, etc.
- 21. The reference attached as Exhibit E was publicly available by the date listed under "Date of Public Availability" in the above table, as verified by steps outlined in ECS's standard operating procedure for rights and permissions, attached as Exhibit F.
- 22. As of the "Date of Public Availability" listed for the attached Exhibit E, interested members of the public could obtain a copy of this reference by requesting the information in writing and paying a fee of \$150 as outline in the standard operation procedure of rights and permissions.

I declare under penalty of perjury under the laws of the United States of America that the foregoing is true and correct and that the foregoing is based upon personal knowledge and information and is believed to be true.

Dated: September 20, 2018

By:

Elizabeth Craanen

**EXHIBIT A** 

# THE EFFECT OF A PLASMA PRETREATMENT ON THE SI/Si BONDING **BEHAVIOUR**

M. Reiche 1, K. Gutjahr 1, D. Stolze 2, D. Burczyk 3, and M. Petzold 4)

The effect of plasma treatments (reactive ion etching in oxygen- and/or fluorinecontaining plasmas) on Si/Si wafer bonding was investigated. Etching in SF<sub>6</sub> caused a bonding behaviour generally known from hydrophobic (HF etched) samples, whereas adding O2 to the feed gas caused the Si(100) surfaces to become hydrophilic and spontaneous bonding was achieved. Plasma treatments in mixtures of oxygen with SF6 or CHF3 result in higher interface bond energies than for hydrophilic bonded wafer pairs already after annealing at  $T \ge 400$ °C. Very strong bonds, however, are even obtained by lower temperature annealing  $(T \le 400^{\circ}C)$  after plasma treatments in  $O_2$ 

# INTRODUCTION

Silicon wafer direct bonding is a technology promising for VLSI, semiconductor power and sensor device applications [1]. For most applications, an additional annealing step at higher temperatures is required after the initial room-temperature bonding in order to increase the bonding strength. There are, however, numerous applications such as the bonding of processed wafers for sensor fabrication, which allow only short postannealing at relatively low temperatures such as 400°C. Therefore, an activation process of the bonding surfaces is desirable, which causes high interface energies already at relatively low temperatures. One possibility of such an activation process is the preparation of interface layers of glass or TMOS (hydrolyzed tetramethoxysilane) which increase the interfacial energy by a factor of 2, or more, with respect to bonded hydrophilic wafer pairs (e.g. [2]). In some cases, however, interface layers are not compatible with device requirements, or their preparation cannot be integrated into the device fabrication process. Another possibility is the modification of surface bonds by plasma processes. Analyses of the bonding behaviour of silicon surfaces exposed to oxygen [3], Ar [4], or Ar/H<sub>2</sub> [5] plasmas showed an appreciable increase in the bonding strength. Treatments in oxygen plasma cause the formation of a thin oxide layer at the bonding interface, whereas surfaces cleaned (etched) in an Ar/H2 plasma are bondable only after a thermal desorption of hydrogen at temperatures between 400°C and 600°C. Interfaces prepared by the latter procedure are atomically flat, showing no intermediate interface layers. But the bonding strength after room temperature bonding is about the same as for normal hydrophilic wafer bonding. Therefore, other plasma pretreatments compatible with modern device processes are required. Fluorine compounds such as SF<sub>6</sub>, CHF<sub>3</sub>, or CF<sub>4</sub> and

Electrochemical Society Proceedings Volume 97-36

<sup>1)</sup> Max-Planck-Institut für Mikrostrukturphysik, Weinberg 2, D – 06120 Halle, Germany

<sup>&</sup>lt;sup>2)</sup> CIS – Centrum für Mikrosensorik e.V., Haarbergstraße 61, D – 99097 Erfurt, Germany <sup>3)</sup> Endress + Hauser GmbH, BT Teltow, Oderstraße 54, D – 14513 Teltow, Germany

<sup>4)</sup> Fraunhofer-Institut für Werkstoffmechanik, Heideallee 19. D – 06120 Halle, Germany

their mixtures with O2, N2, or H2 are widely applied. All these gases are characterized by a different selectivity of etching silicon or SiO<sub>2</sub>. Therefore, the present paper is concerned with the application of pretreatments in fluorine-containing plasma to wafer bonding. Results of these experiments are compared to pretreatments in an oxygen plasma.

# EXPERIMENTAL

Czochralski-grown silicon wafers (diameter 4 in., p-type,  $\rho = 30 - 50 \ \Omega \cdot cm$ ) were used for the experiments. After cleaning in standard RCA1,2 solutions, the wafers were plasma treated and subsequently bonded under dry conditions, or by an additional water flushing using the microcleanroom set-up [6]. For the plasma treatment (reactive ion etching, RIE) at 13.56 MHz the following processes were used:

- a) etching in SF<sub>6</sub> (100%) at a pressure of 25 Pa for 20 sec, a flow rate of 64 sccm SF<sub>6</sub>, and a rf power of 220W,
- b) etching in SF<sub>6</sub>/18.9% $O_2$  mixtures (SF<sub>6</sub>:  $O_2 = 60$ : 14) at a pressure of 1.4 Pa for up to 160 sec, and a rf power of 80W,
- c) etching in CHF<sub>3</sub>/O<sub>2</sub> (25sccm/10sccm) at a pressure of 20 Pa for up to 20 sec, and a rf power of 200 W,
- d) etching in O<sub>2</sub> at a pressure of 150 Pa for up to 15 min, and a rf power of 600 W.

All processes were carried out under cleanroom conditions.

The bond energy was measured by the crack opening method in air. Some treatments (especially with oxygen plasma), however, cause the bond energy to increase and the crack opening method to fail. Therefore, the fracture stress was measured by tensile tests. The morphological variations of the plasma-treated surfaces and the structure of the bonding interface were characterized by different microscopic and spectroscopic methods.

# **RESULTS**

# Analysis of plasma treated surfaces

Treatments in fluorine-containing plasmas cause the surface roughness to increase (table 1). For instance, due to a plasma process in SF<sub>6</sub>/O<sub>2</sub> for 40 sec the surface roughness increased by a factor of more than 2 with respect to an otherwise identical RCA-cleaned wafer. An analogous roughness results from chemical etching in 1% HF solutions for 10 min [7]. The roughness is associated with first indications of a granular structure, which however, is substantially less pronounced than for etching in a CF<sub>4</sub>/O<sub>2</sub> plasma for the same time.

Results of spectroscopic ellipsometry (VASE) are shown in fig. 1 for a sample etched in SF<sub>6</sub>/O<sub>2</sub>. For modelling the plasma-etched surface, a 2-layer model is assumed on top of bulk silicon consisting of a disturbed silicon layer, about 5.2 nm thick, and an oxide layer. Other common models such as the Bruggeman effective-medium approximation (EMA layer) used for interpreting HF-etched surfaces [8] fail. For the disturbed silicon layer (Si-V), the silicon data for refractive index n and extinction coefficient k are fitted. But as fig. 1 also

Electrochemical Society Proceedings Volume 97-36

shows, the differences of both are very small. The physical meaning of the disturbed layer is that it represents a layer damaged by plasma etching. This interpretation is supported by other investigations demonstrating that plasma etching causes Si lattice defects [9,10]. Furthermore, VASE measurements on surfaces analogously etched in other gases (CF<sub>4</sub>/O<sub>2</sub>, CHF<sub>3</sub>/O<sub>2</sub>) are interpreted on the basis of the same model. The thickness of the disturbed (damaged) layer and the data for n and k are slightly different, indicating the different degree of damage due to the etching by different gases. As other authors showed (e.g. [11]), the damage is annihilated by an appropriate postannealing.

Furthermore, etching in pure  $O_2$  causes the formation of a thin oxide layer on the surface. Its thickness mainly depends on the process time. A logarithmic dependence is observed. After long exposure times, however, a damaged layer is also detected by VASE measurements. Measurements of the contact angle of samples treated in an oxygen plasma show that they are strongly hydrophilic. Contact angles of  $2^{\circ}$  or less (detection limit of the method) are observed. In contrast, measurements on samples treated in a fluorine-containing plasma show that the hydrophilicity is strongly affected by the concentration of oxygen added to the gas phase. Processes with a pure fluorine plasma cause hydrophobic surfaces (especially SF<sub>6</sub>).

# Wafer bonding

Wafers pretreated with the various plasmas mentioned, except those pretreated in CF4, show a more or less spontaneous bonding. The bond energy, measured after room-temperature bonding and additional annealing, is increasing with annealing temperature, and with the oxygen concentration increasing in the fluorine-containing gases (figure 2). Wafers treated with pure SF<sub>6</sub> show a bonding behaviour generally known from hydrophobic (HF-etched) samples (fig. 3). The dependence of the bond energy on the annealing temperature and the structure of the interface are also analogous. In contrast to that, wafers treated in a SF<sub>6</sub>/O<sub>2</sub> plasma bond spontaneously. All data measured after bonding at room temperature show that the interface energy  $\gamma$  is significantly higher than for bonded hydrophilic wafer pairs. Moreover,  $\gamma$  clearly increases if the wafers are etched in the SF<sub>6</sub>/O<sub>2</sub> plasma for up to 40 sec. Further prolonging the plasma treatment causes  $\gamma$  to decrease again. The data showed appreciable differences of y between the bonding under dry conditions, and with a preceding water flushing. After bonding under dry conditions at room temperature y varies by a factor of about 2 for plasma treatments up to 40 sec, whereas after more extended treatments there is no difference. The increased value of y at room temperature (as compared to that of normal hydrophilic bonding) indicates a change of the surface structure, i.e. the treatment in the SF<sub>6</sub>/O<sub>2</sub> plasma increases the number of active sites. Assuming OH-groups as the active sites for bonded hydrophilic wafers, the differences in y measured between bonding under dry conditions and with a preceding water flushing suggest that especially under room-temperature conditions the active sites produced by the plasma treatment are characterized by a higher affinity for bonding H<sub>2</sub>O molecules via OH-groups on the surface, resulting in an increased surface energy  $\gamma$  during bonding. The complexity of the mechanism is demonstrated by the dependence of  $\gamma$  on the annealing temperature (figure 4). For T < 400°C, plasmatreated wafer pairs bonded with a preceding water flushing yield values of  $\gamma$  similar to those of bonded hydrophilic wafers. After annealings above 400 °C,  $\gamma$  is higher than for bonded hydrophilic wafers. Moreover, y values measured after annealing plasma-treated wafers bon-

Electrochemical Society Proceedings Volume 97-36

ded under dry conditions, are substantially lower than for a bonded hydrophilic wafer pairs (fig. 3).

There is an analogous behaviour also with respect to the interface defect generation (bubble generation) between SF<sub>6</sub>(100%) etched wafers and hydrophobic ones on the one hand, and SF6/O2 etched wafers and hydrophilic ones, on the other. Figure 4 shows infrared microscope images of the same wafer pair after room-temperature bonding and after annealings at 200, 400, and 600 °C, respectively, for 1 hour. Here, plasma etching in SF<sub>6</sub>/O<sub>2</sub> and a preceding water flushing before bonding were applied. The generation of bubbles seems to be similar to that observed in bonded hydrophilic wafer pairs. Further annealing at higher temperatures reduces the bubble density. Interfaces without bubbles may be realized after single-step annealing at high temperatures. The same holds true also for SF6/O2 etched and dry-bonded wafer pairs as well as for samples etched in pure SF6, only.

Wafers bonded after being treated with an oxygen plasma result in bond energies of 0.1 to 0.2 J/m<sup>2</sup> after bonding at room temperature. The bond energy increases, however, substantially with increasing temperature (fig. 2). Strong bonds arise already after annealing at 300°C for short times. The generation of interface defects (bubbles) during annealing is mainly affected by the duration of the plasma treatment and the water flushing before bonding. Infrared microscopy did not reveal any bubbles on the samples plasma-treated before being water flushed. In contrast to that, bubbles appear in dry-bonded wafer pairs after the same annealing. This suggests that treatments in an oxygen plasma also crack residual carbon hydrogen compounds on the wafer surface, which are removed by water flushing.

# Interfacial structure

Cross-sectional samples were prepared for high-resolution electron microscopy after annealing wafer pairs at 1100°C for 5 hours. Typical images of the interface structure are shown in figure 5. For instance, etching in pure SF6 and SF6/O2 causes an interface structure analogous to that after chemical etching in HF solutions. Moreover, there are no differences in the interface structure of SF<sub>6</sub>/O<sub>2</sub>-etched samples between wafer pairs bonded with a preceding water flushing, and without. The oxide layer on the surface is always removed and both Si surfaces are directly bonded to each other. The bonded interfaces are not atomically flat as for etching in Ar/H<sub>2</sub> plasma [5]. Instead, the interface represents a 1 to 2 nm thick defective layer. Most of the defects within the layer are of a rod-like morphology and oriented parallel to {111} lattice planes. They cannot be observed in plan-view samples due to their 1-dimensional extension. Rod-like defects were shown to consist of silicon self-interstitials rather than of foreign phases composed of impurities detected by SIMS [11]. The reason for such a defective interface layer is assumed to be the same for SF<sub>6</sub> or SF<sub>6</sub>/O<sub>2</sub> etched wafer pairs as described for HF-etched ones. For the latter, an accommodation process of two rough surfaces during annealing was suggested [7].

Furthermore, etching in CHF<sub>3</sub> causes a completely different interface structure. Here, an amorphous layer is detected in the interface. The intermediate layer is assumed to consist of fluorocarbons and/or hydrocarbon compounds, forming residual layers on the silicon surface during the plasma treatment [12]. Note that the interface is not atomically flat. In some cases cavities, which are more than 10 nm deep, are observed. In contrast, bonded interfaces

Electrochemical Society Proceedings Volume 97-36

of wafer pairs treated with oxygen plasma are atomically flat and characterized by a thin (d ≈ 2n) oxide layer.

# CONCLUSIONS

Wafers pretreated with various plasmas show a more or less spontaneous bonding. The bond energy, measured after room-temperature bonding and additional annealing, is increasing with the temperature of annealing and with the oxygen concentration increasing in the fluorine-containing gases. Treatments in SF<sub>6</sub>/O<sub>2</sub> mixtures caused a hydrophilic bonding behaviour, but a higher interface bond energy than for hydrophilic bonded wafer pairs. There is, however, no intermediate (oxide) layer at their Si/Si interface. The highest bond energies are measured for wafer pairs pretreated in an oxygen plasma already after annealing at T < 400°C.

# REFERENCES


- Proc. of the 3<sup>rd</sup> Symposium on Semiconductor Wafer Bonding: Physics and [1] Applications, C.E. Hunt, H. Baumgart, S.S. Iyer, T. Abe, and U. Gösele, Editors, PV 95-7, The Electrochemical Society Proceedings Series, Pennington, NJ (1995)
- J. Steinkirchner, T. Martini, M. Reiche, G. Kästner, and U. Gösele, Adv. Mater., 7, [2] 662 (1995)
- S.N. Farrens, J.R. Dekker, J.K. Smith, and B.E. Roberds, J. Electrochem. Soc., 142, [3] 3949 (1995)
- H. Takagi, K. Kikuchi, R. Maeda, T.R. Chung, and T. Suga, Appl. Phys. Lett., 88, [4] 2222 (1996)
- Q.-Y. Tong, T.-H. Lee, U. Gösele, M. Reiche, J. Ramm, and E. Beck, J. [5] Electrochem. Soc., 144, 384 (1997)
- R. Stengl, K.-Y. Ahn, and U. Gösele, Jpn. J. Appl. Phys., 27, L2364 (1988) [6]
- [7] M. Reiche, U. Gösele, and Q.-Y. Tong, in Semiconductor Silicon 1994, H.R. Huff, W. Bergkolz, and K. Sumino, Editors, PV 94-10, p. 408, The Electrochemical Society Proceedings Series, Pennington, NJ (1994)
- H. Yao, J.A. Woollam, and S.A. Alterovitz, Appl. Phys. Lett., 62, 3324 (1993) [8]
- H.P. Strunk, H. Cerva, and E.G. Mohr, Inst. Phys. Conf. Ser. No 87, p. 457 (1987) [9]
- [10] W. Wu and P.K. McLarty, J. Vac. Sci. Technol. A13, 67 (1995)
- M. Reiche, S. Hopfe, U. Gösele, and Q.-Y. Tong, Appl. Phys., A61, 101 (1995) [11]
- G.E. Potter, G.H. Morrison, P.K. Charvat, and A.L. Ruoff, J. Vac. Sci. Technol., [12] B10, 2398 (1992)

Table 1: Results of roughness analysis on plasma-etched Si(100) surfaces.

Data were collected from AFM measurements (analyzed area 1 x 1  $\mu$ m<sup>2</sup>).

_	Rms (Rq) [nm]	Ra [nm]	Rmax [nm]
RCA cleaned sample	0.128	0.102	1.176
CHF <sub>3</sub> /O <sub>2</sub> , 40 sec	0.317	0.255	2.778
SF <sub>6</sub> /O <sub>2</sub> , 40 sec	0.268	0.215	2.116
O <sub>2</sub> , 5min	0.157	0.125	1.523
CF <sub>4</sub> , 40 sec	1.114	0.898	9.423

Electrochemical Society Proceedings Volume 97-36



experimentally generated data for the amplitude ratio  $\Psi$  (b) and the phase shift difference  $\Delta$  (c) as well as the data used for refractive Figure 1: Ellipsometric analysis of a Si(100) surface etched in a SFe/18.9%O2 plasma for 40 sec. The model used for data fit (a), the index n (d) and extinction coefficient k (e) for modeling the disturbed layer (Si-V).

Electrochemical Society Proceedings Volume 97-36




Figure 2: Dependence of the interface bond energy  $\gamma$  on the plasma pretreatment and on the temperature during additional annealing for 1 hour after bonding. The figure shows a bonded hydrophilic wafer pair as reference (data for equilibrium conditions). Measurements by the crack propagadtion method.




Figure 3: Plasma-treated (SF6, 1min) and subsequently bonded wafer pair. Infrared microscope image after room-temperature bonding.

Electrochemical Society Proceedings Volume 97-36




Figure 4: Infrared transmission images of bonded wafer pairs pretreated by etching in an  $SF_6/O_2$  plasma (a - f) and an  $O_2$  plasma (g,h).

- a f Images of a wafer pair after room-temperature bonding (a) and after annealing for 1 hour at 200°C (b), 400°C (c), 600°C (d), 800°C (e), and 1100°C (f).
- g,h Image of a wafer pair after room-temperature bonding (a) and after annealing at 300°C for 5 hours.



Figure 5: Electron microscope image of the interface of a bonded wafer pair pretreated in a SF6/O2 plasma for 40 sec. After bonding the wafer pair was annealed at 1100°C for 5 hours.

Electrochemical Society Proceedings Volume 97-36

**EXHIBIT B** 

# Formation of Silicon Structures by Plasma-Activated Wafer Bonding

P. Amirfeiz, S. Bengtsson, A. M. Bergh, E. Zanghellini, and L. Börjesson

<sup>a</sup>Microtechnology Centre at Chalmers and Solid State Electronics Laboratory, Department of Microelectronics, <sup>c</sup>Department of Experimental Physics, and <sup>d</sup>Department of Applied Physics, Chalmers University of Technology, SE-412 96 Göteborg, Sweden <sup>b</sup>Celsius Consultants AB-MicroTech, SE-412 88 Göteborg, Sweden

A room temperature wafer bonding process based on oxygen plasma treatment or argon plasma treatment has been studied for surfaces of silicon, silicon dioxide, and crystalline quartz. The surface energy of the bonded samples was observed at different storage times. Atomic force microscope measurements, multiple internal reflection infrared spectroscopy, electrical characterization, secondary ion mass spectroscopy, and post-processing steps were performed to evaluate the plasma-treated surfaces and the formed bonded interfaces. Electrical measurements were used to investigate the usefulness of plasma-bonded interfaces for electronic devices. The bonded interfaces exhibit high surface energies, comparable to what can be achieved with annealing steps in the range of 600-800°C using normal wet chemical activation before bonding. The high mechanical stability obtained after bonding at room temperature is explained by an increased dynamic in water removal from the bonded interface allowing covalent bonds to be formed. © 2000 The Electrochemical Society. S0013-4651(99)12-076-7. All rights reserved.

Manuscript received December 21, 1999.

Wafer bonding is used in industry for manufacturing silicon-on-insulator (SOI) materials and sensors. In most cases the bonding procedure involves high annealing temperatures around 1000°C, while in many applications high-temperature steps are unacceptable. This may be the case when dissimilar materials are to be bonded or in sensor manufacturing when metal wires are already present on the structures to be bonded. Hence, there is a clear need of low-temperature, preferably room temperature, bonding techniques.

Plasma-assisted wafer bonding has recently attracted attention as a room temperature bonding method. <sup>1-4</sup> The bonded interfaces exhibit very high surface energies, comparable to what can be achieved with annealing steps in the range of 600-800°C using normal wet chemical activation before bonding.

When designing SOI materials and sensors it is of great importance to know how the plasma-assisted bonding technique affects the properties of the component to be manufactured. However, the bonding mechanism and the features of the bonded interface are still unclear. Therefore, this paper is aimed at finding a mechanism for the plasma activation, the driving forces for the speculated formation of covalent bonds at room temperature, and the electrical characteristics for future electronic devices.

# Experimental

n-Type, 3 in. (100) float-zone silicon wafers of 1-10  $\Omega$  cm resistivity and 1 in. crystalline quartz (AT cut) wafers were used for the bonding experiments. Some of the silicon wafers were thermally oxidized to an oxide thickness of 100 or 600 nm before bonding. All silicon wafers were cleaned for 10 min in SC1 (NH<sub>3</sub>:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O, 1:4:20) at 60°C, rinsed in deionized (DI) water, dipped in 2% HF for 20 s, rinsed in DI water, and dried before plasma exposure. The plasma exposure was made in an STS multiplex inductively coupled plasma (ICP) reactive ion etcher using a coil power of 800 W and a platen power of 20 W or 15 W for oxygen plasma, or 12 W for argon plasma. The chamber pressure was in the range of 33-39 mTorr during the plasma processing. For most experiments a plasma exposure time of 30 s was used. After plasma exposure quartz and thermally oxidized wafers as well as most of the silicon wafers were rinsed in DI water and dried. All wafers were brought into contact at room temperature in clean room ambient. After bonding, the surface energy was measured for different storage times. Each sample was only measured once. The surface energy of the interfaces was measured by the crack opening method.<sup>5</sup> For plasma processing the 1 in. crystalline quartz wafer, it was fixed to a 3 in. silicon carrier wafer by a photoresist layer. Then the quartz wafer was exposed to oxygen plasma, dipped in DI water, and bonded to a 3 in. silicon wafer. After at least 24 h of storage the quartz wafer was released from the carrier by use of acetone and ultrasonics.

To characterize the roughness of silicon surfaces exposed to oxygen plasma, atomic force microscopy (AFM) (Parc Scientific Instruments model SFM-BD2-210) was used. Before measurement the wafers were stored in a container in a clean room ambient.

Electrical characterization was used to reveal the presence of oxide charge in the plasma oxide and to investigate the usefulness of the bonded silicon/silicon structures for electronic applications. To achieve this, two types of structures were made. Aluminum contacts were formed on top of the plasma oxide and, for the second substrate, on both sides of the bonded samples to measure oxide charge, respectively, for applications for electronic usefulness. The current vs. voltage characteristics were measured using an HP 4156B parameter analyzer and the capacitance vs. voltage characteristics were measured using an HP 4284A LCR meter.

Infrared measurements were performed in the multiple internal reflection geometry-Fourier infrared spectroscope (MIRS-FTIR). The configuration of the spectrometer is similar to that described in Ref. 6. One sample bonded after oxygen plasma treatment and dipped in water and one sample bonded immediately after oxygen plasma treatment were studied. Samples bonded after SC1 cleaning and annealing 120°C for 30 min, 200°C for 60 min, 500°C for 30 min, and 800°C for 60 min were also measured. The bonded samples were cut into rectangular pieces of about  $20 \times 15$  mm. Two optical windows were obtained by polishing the sample edges to an angle of 45°. A bulk silicon wafer was shaped in a similar fashion, and the measured spectrum was included for reference. Two flat, uncoated aluminum mirrors were fit into the sample compartment of a Bruker IFS 66v/S FTIR spectrometer to obtain the desired optical path.

# Results

The oxygen plasma creates a silica surface. The surface was shown to be reactive to an additional water rinse when it was characterized by AFM measurements. Si wafers that had been treated in oxygen plasma, dipped in water, and dried could not be properly measured immediately after the treatment, since the produced AFM data (picture) was not informative in a topographical sense. It seemed as if the probe had stuck onto the surface of the wafers. Such samples, exposed to plasma and water, could only be measured after storage. On the other hand, wafers which had not been rinsed in water were measurable. Figures 1a and b show the oxygen plasma and water-dipped surfaces after different storage times. Figures 1c and d show a surface exposed to oxygen plasma only. Similar observations concerning water-rinsed surfaces treated with Ar plasma were made.

<sup>\*</sup> Electrochemical Society Active Member.




Figure 1. AFM scan over a surface treated in oxygen plasma for 30 s (a) dipped in water and stored for 24 h, a platen power of 20 W was used; (b) dipped in water and stored for 2 h, a platen power of 15 W was used; (c) a platen power of 15 W was used; and (d) a platen power of 20 W was used.

The surface roughness of the wafers exposed to oxygen plasma depends on the platen power of the ICP as can be seen in Fig. 1c and d. Comparison shows that the surfaces created with platen power of 20 and 15 W have different roughness, the rms values are, respectively, 37.6 and 1.07 Å.

No sign of a large oxide charge was found in the oxide created by plasma. A capacitance vs. voltage curve for the silicon/plasma oxide/aluminum metal oxide semiconductor (MOS) structure is shown in Fig. 2. The flatband voltage of about -0.25 V can be due to the difference in work function between the aluminum gate and the n-type silicon material. The oxide thickness of 8-10 nm obtained from the capacitance vs. voltage curve contrasts with the thickness of 5 nm obtained from ellipsometric measurements.

It was found that long plasma exposure times degrade the bonding properties. Surface energies obtained after storage of the bonded





Figure 2. Capacitance vs. voltage characteristic measured on a MOS capacitor made by oxygen plasma exposure of silicon for 30 s followed by aluminum evaporation. The thickness of the plasma oxide was found to be approximately 50 Å from ellipsometry.

wafers in a clean room are shown in Fig. 3a for three different plasma exposure times. Surface energies corresponding to what can be achieved by activation in SC1 followed by annealing at 600-800°C have been obtained at room temperature by using a plasma exposure time of 30 s. Using argon plasma followed by a DI water dip gave roughly the same surface energies as for oxygen-plasma-treated samples. Silicon wafers exposed to oxygen or argon plasma showed strongly hydrophilic properties when dipped in DI water. If the surface energy data of Fig. 3a corresponding to an oxygen plasma exposure of 30 s is plotted against the square root of the storage time an






Figure 3. (a, top) Surface energy  $\nu s$ . storage time at room temperature for bonded interfaces formed using oxygen plasma and DI water dip as surface preparation before bonding. The results are shown for three different oxygen plasma exposure times. (b, bottom) Surface energy  $\nu s$ . the square root of the storage time at room temperature for silicon wafers bonded after plasma exposure for 30 s followed by a short DI water rinse.

approximately linear relationship is found. This is demonstrated in Fig. 3b.

Oxygen plasma was successfully used also for bonding of crystalline quartz to silicon, for bonding of thermal  $\mathrm{SiO}_2$  to silicon, and for bonding of thermal  $\mathrm{SiO}_2$  layers. No surface energy measurement was possible on the bonded silicon/quartz sample since the bond was too strong to allow the insertion of a metal blade at the bonded interface. Figure 4 shows a 1 in. quartz wafer bonded to a 3 in. silicon wafer. A sample consisting of two bonded wafers with 600 nm oxide each was found to withstand post-processing steps like the water rinse, photoresist developer, Au/Cr etch solutions, acetone, fuming nitric acid, buffered oxide etch, and ethylenediamine-pyrocatechol-water (EPW) etch. The bonded sample was not subject to any heat-treatment before the post-processing, but was stored for more than 24 h.

MIRS-FTIR spectra for some different bonded samples are presented in Fig. 5. For our samples four main regions are to be considered: 1000-1500 cm<sup>-1</sup>, 1500-1800 cm<sup>-1</sup>, 1800-2500 cm<sup>-1</sup>, and 2500-4000 cm<sup>-1</sup>. The region 1000-1500 cm<sup>-1</sup> has been attributed to Si-O stretching. For the SC1 set of samples, a weak band at 1240 cm<sup>-1</sup> shifts toward higher energies with increased annealing temperature, the peak position being at about 1230, 1235, 1240, and 1247 cm<sup>-1</sup> for specimens annealed at 120, 200, 500, and 800°C, respectively. The oxygen-plasma-treated samples with or without water rinse show no difference with regard to this band, the peak position being at about 1250 cm<sup>-1</sup>.

The region 1400-1800 cm<sup>-1</sup> has been attributed to H<sub>2</sub>O bending. A main band around 1600 cm<sup>-1</sup> is observed. It is present also for the silicon bulk wafer. This band is shifted for the oxygen-plasma-treated samples, the peak being at around 1620 cm<sup>-1</sup>. The intensity is almost the same for samples within each set, a little higher for the oxygen-plasma-treated samples than for the SC1 ones.

The region 1800-2500 cm<sup>-1</sup> has been attributed to Si-H stretching. The features in this energy range are very weak and the tails of much stronger bands peaked elsewhere giving rise to a varying background-like signal. Therefore, this spectra in Fig. 5 is plotted without a reference line. The relative intensity has been left unchanged. The spectrum for silicon bulk wafer presents three main bands centered at around 1940, 2110, and 2250 cm<sup>-1</sup>. For the oxygen-plasmatreated samples two more bands are present, a sharp peak at 2350 cm<sup>-1</sup> and a broad bump centered at around 1800 cm<sup>-1</sup>. These two samples present most of their differences in this region.

The region 2500-4000 cm<sup>-1</sup> has been attributed to C-H and O-H stretching. In this region the spectra present one very broad band peaked around 3370 cm<sup>-1</sup>. The broad band is much stronger for the oxygen-plasma-treated samples, the peaks are at about 3270 cm<sup>-1</sup> and have some quite clear structures. In the SC1 set the band is fea-

Figure 4. Crystalline quartz wafer bonded to silicon wafer after exposure to oxygen plasma.

tureless, the shape being similar to that for silicon bulk wafer. It shows a marked decrease in intensity with increasing annealing temperature.

Silicon/silicon structures bonded at room temperature using oxygen plasma activation were characterized electrically. Since exposure to oxygen plasma results in an oxide layer on the silicon surfaces one should expect the current to be restricted by the bonded interface. Indeed this was also found from the current  $\nu$ s. voltage measurements as is shown in Fig. 6. The sample area was 25 mm². The slope of the curve in Fig. 6 corresponds to a large signal resistance of about 4 k $\Omega$ . This should be compared to be series resistance due to the silicon itself, which can be estimated to be of the order of a few ohms. Capacitance  $\nu$ s. voltage measurements of samples made simultaneously with the sample of Fig. 6 are shown in Fig. 7. The peak of the capacitance curve demonstrates the presence of space-charge regions surrounding the bonded interface. The capacitance measurement shown in Fig. 7 was performed using a test signal frequency of 100 kHz.

To further investigate the electrical properties of the bonded interfaces, spreading resistance measurements were made on bonded samples prepared using oxygen plasma and room temperature bonding. Figure 8 shows the peak in the spreading resistance when the probes passed the bonded interface. The peak shown in Fig. 8 is attributed to a space-charge region at the interface.

Wafer bonding has earlier been shown to encapsulate impurities that are present on the wafer surfaces before bonding. 8-11 To investigate the encapsulated impurities after oxygen plasma treatment, secondary ion mass spectroscopy (SIMS) analysis was made on a bond-




Figure 5. MIRS spectra for (a) silicon bulk wafer, (b) SC1 (120°C), (c) SC1 (200°C), (d) SC1 (500°C), (e) SC1 (800°C), (f) oxygen plasma, and (g) oxygen plasma and water rinsed samples. The values on the intensity axis are to be referred to the reference line on the right for each spectrum. For the measurements to the upper right the values on the intensity axis are on a relative scale.




Figure 6. Current vs. voltage characteristic for a silicon/silicon structure formed by wafer bonding at room temperature following oxygen plasma exposure and DI water dip.

ed silicon/silicon sample. In Fig. 9a and b traces across the bonded interface of some impurities are shown. Using Cs<sup>+</sup>, primary ions, increased concentrations of hydrogen, carbon, oxygen, and fluorine were found as compared to bulk silicon. Using O<sub>2</sub><sup>+</sup>, primary ions, peaks of boron, carbon, calcium, and aluminum were found at the bonded interface. The found impurities, C and F, are residues from the etching and passivation sequences run in the plasma system. The increase in oxygen concentration at the interface is expected since the wafers were covered with a thin oxide film formed during the plasma exposure. The peak of H, is attributed to H passivation of dangling bonds, pointing at the presence of a defective region at the bonded interface. Two of the found impurities, B and Ca, are common contaminants in clean room and vacuum environments. The distinct aluminum peak occurs because of the aluminum containing ceramics used in the interior of the plasma system.

# Discussion

No satisfactory explanation of the influence of the plasma activation on the bonding properties has yet been proposed, but the importance of rapid removal of interfacial water after plasma exposure for




Figure 7. Capacitance vs. voltage characteristic for a silicon/silicon structure formed by wafer bonding at room temperature following oxygen plasma exposure and DI water dip.





Figure 8. Spreading resistance across a bonded interface formed after oxygen plasma exposure and room temperature bonding. The inset of the figure shows the measurement geometry. The measurements were made by stepping the probes across the interfacial region on a sample which had been lapped to an angle of approximately 11°.

stronger bonds to be formed has been pointed out.<sup>1,4</sup> When bonding is achieved using wet chemical activation, the water removal takes






Figure 9. SIMS result where (a, top)  $Cs^+$  ions are used for detecting concentrations of impurities and (b, bottom)  $O_2^+$  ions are used for detecting concentrations of impurities in plasma bonded sample.

Page 20 of 86
Downloaded on 2018-09-13 to IP 71.245.120.205 address. Redistribution subject to ECS terms of use (see ecsdl.org/site/terms\_use) unless CC License in place (see abstract).

Samsung v. Invensas Bonding

place during the annealing step subsequent to wafer contacting. 12 Plasma exposure may affect a silicon surface in different ways. chemical reactions may take place, charges may be injected into the oxide or the semiconductor, and the plasma bombardment may cause structural changes. It is obvious that the oxygen plasma gives rise to chemical reactions at the silicon surface since it is oxidized. However, since the use of argon plasma also results in formation of bonded interfaces with high surface energies, the chemical reaction (oxidation) does not seem to be the crucial step. Furthermore, we did not find any direct evidence for a large charge content in the formed plasma oxide after oxygen plasma exposure (Fig. 2). It has been speculated that an increased oxidation rate driven by a strong electric field could be responsible for the water removal. 1,4 We do not find any evidence in our experiments for this speculation. From the discussion above the most important effect of the plasma exposure seems to be the formation of a disordered surface structure.

When the wafers are brought into contact after plasma immersion and DI water dip, they bond to each other with hydrogen bonds between the adsorbed water and hydroxyl groups. Immediately after bonding the surface energy of oxygen-plasma-treated samples dipped in water is about the same as the surface energy expected for SC1 bonded samples (see Fig. 3b). When the bonded sample is stored at room temperature the surface energy increases due to the formation of Si-O-Si bonds according to the reaction

$$SiOH + HOSi \rightarrow Si-O-Si + H_2O$$
 [1]

Hence the increase in surface energy is a result of water transport away from the interface. As shown in Fig. 3b, the surface energy increases roughly with the square root of storage time at room temperature. This dynamic shows similarities to the growth of oxides in the parabolic diffusion-limited regime. <sup>13</sup> This result supports the hypothesis that the increase in surface energy upon storage is controlled by the diffusion of water away from the interface. If non-negligible amounts of water diffuse from the interface over short periods of time at room temperature, the diffusion of water must be very much enhanced compared to diffusion of water in silicon dioxide. It is not possible to find the reason for the enhanced water diffusion entirely based on the presented results, but one can speculate that enhanced diffusion will occur in a porous structure.

The broad band at about 3400 cm<sup>-1</sup> is associated with the symmetric stretching mode of water and at about 1600 cm<sup>-1</sup> to its bending mode. 14 These bonds can shift significantly, depending on the interaction of the molecule via hydrogen bonds with its surrounding. 15 Based on the spectra concerning these regions, the oxygenplasma-treated samples present stronger hydrogen bond interactions than do the SC1 set. Not only is the amount of water in the oxygenplasma-treated samples greater, as the measured intensity of the bending mode testifies, but the overall amount of hydroxyl groups is also. The structures of the broad band around 3400 cm<sup>-1</sup> for these samples are to be associated to hydrogen-bonded silanols and water molecules either connected to the crystalline silicon or to the glassy silica layer. In contrast, very small amounts of silanols are present in the SC1 set. Although huge amounts of water are indicated by MIRS measurements, this water is likely to be trapped in the claimed porous system.

Results of MIRS measurements, in the region of lower wavenumbers, also support the hypothesis of a porous surface structure. The spectral features present at about 2110, 2260, 2350 cm<sup>-1</sup> are associated with stretching modes for hydride groups of the type  $\equiv$ Si-H. <sup>16-18</sup> In this case the role of hydrogen bonds is important, but an additional consideration is related to the high mobility of hydrogen in silicon. Freely oscillating hydride groups are supposed to be present at the surface of pores inside the oxygen-plasma-treated samples. They are associated with the sharp peak found at 2350 cm<sup>-1</sup>. <sup>16</sup> It should be mentioned that peaks at 2350 cm<sup>-1</sup> may also be due to CO<sub>2</sub>. The band as 2110 cm<sup>-1</sup> is associated with hydrogen-bonded hydride groups connected to silicon and the band at 2260 cm<sup>-1</sup> can be associated with hydrogen-bonded hydride

groups connected to silica. <sup>16-18</sup> In the spectra, evidence of hydrogen-bonded hydride groups can be found for the SC1 set of samples but is almost missing in the plasma-treated samples. An explanation for the latter can be that possibly water oxidizes the walls in the cave, and this reaction would instead lead to the production of a wall terminated by silanols. Hence, the measurements show silanol groups rather than hydrogen-bonded hydrides.

Another reason to believe that the surface of plasma-exposed samples is porous is the observed discrepancy between the different methods for determining the oxide thickness. From ellipsometric measurements the thickness of the oxide formed was found to be 5 nm, while the capacitance vs. voltage measurement revealed a thicker oxide of 8-10 nm.

MIRS results agree with the formation of Si–O–Si bonds. The IR band at about 1240 cm<sup>-1</sup> may be related to a silicon oxide structure that forms at the interface. <sup>19</sup> The increase of the energy of this mode with annealing temperature agrees with previous results on, for example, silica glass prepared by sol-gel route. <sup>20</sup> It has been suggested that a shift of this mode toward higher energies is associated with changes in the Si–O–Si bond lengths and angle. It seems likely that the shifting in the samples is due to the evolution of the silica layer at the bonding interface. <sup>21</sup> Hence, the progress toward a stronger network with increased annealing temperature or oxygen plasma treatment is in agreement with the high surface energy achieved.

AFM measurements were not possible after plasma exposure, a rinse in water, and drying, since the probe of the instrument was incompatible with the surface for making a proper characterization. The surface can be described as a thin layer of silicon material which sticks to the AFM probe. However, it was observed that the thin layer of material, perhaps superfine grained silica, forms small aggregates after some storage time. After 2 h of storage there were holes in the thin layer of silica and after an additional 10 h, the surface beneath the silica was almost revealed except for some places where there were aggregates of silica. Such wafers that had been stored for 4 h were not possible to bond.

The double-barrier model earlier proposed for the bonded interfaces can explain the electrical properties of the results obtained from electrical characterization of the bonded silicon/silicon junctions. Surface states in the disordered interface give rise to depletion regions surrounding the interface. The energy band diagram of the structure is shown in Fig. 10. A negative interfacial charge gives rise to depletion regions surrounding the bonded interface. The energy barrier at the bonded interface restricts the majority carrier current in the conduction band of the semiconductor. Using a simple theory of the bonded structure the capacitance vs. voltage curve gives an approximate energy barrier height of 0.2 eV.<sup>22</sup> The electrical properties of the room-temperature-bonded structures show similarities to structures bonded after hydrophilic surface preparation followed by high-temperature annealing. The energy barrier height of 0.2 eV is somewhat lower than what is most often found after




Figure 10. Energy band diagram of a bonded silicon/silicon structure.

bonding using hydrophilic surfaces.<sup>22</sup> On the other hand, the energy barrier is still considerably larger than that obtained when bonding hydrophobic surfaces. Also, although an at least 5 nm thick oxide was found from ellipsometry after plasma exposure, the current seems not to be limited by an oxide layer at the surface. This again indicates a disordered nature of the interfacial oxide layer.

The spreading resistance peak shows the presence of a spacecharge region surrounding the bonded interface. However, the band bending which can be related to this peak is considerably smaller than what can be derived from the capacitance vs. voltage curve. The reason for this is not understood, but may be related to inhomogeneities at the bonded interface.

The SIMS analysis showed that plasma-bonded interfaces exhibit increased concentrations of various impurities as compared to bulk silicon. No fundamental differences exist between the impurity profile found for these interfaces prepared by plasma exposure and bonding and earlier studied interfaces prepared using wet chemical activation of the surfaces followed by wafer bonding 8-10 or samples prepared by ultrahigh vacuum (UHV) bonding. 11 However, we believe that the peaks of C and F are related to the gases used for reactive ion etching in the system we used for oxygen plasma exposure. The aluminum peak also seems to be related to the particular piece of equipment used. The oxygen peak indicates an oxide in the interface and the hydrogen peak indicates the hydride groups, water, and hydroxyl groups, which were detected by MIRS in the porous structure of the interface.

## Conclusion

Oxygen plasma activation of silicon, silicon dioxide, and crystalline quartz surfaces has been used to form bonded structures at room temperature. Also, argon plasma activation of silicon surfaces has been used to form bonded structures. The bonded structures, oxygen-plasma-activated as well as argon-plasm-activated, exhibit very large surface energies. It seems that the most important effect of the plasma exposure is the formation of a disordered surface structure. The mechanism behind the high mechanical stability at room temperature for oxygen-plasma-bonded samples is explained by an increased dynamics in water removal from the bonded interface allowing covalent bonds to be formed. Although huge amounts of water in the oxygen-plasma-treated samples were indicated by MIRS measurements, the water is likely trapped in a porous system. A discrepancy in the characterization of the oxide thickness supports a speculated porous system. MIRS measurements indicate the formation of a silica layer at the bonding interface of oxygen-plasmatreated samples comparable to that obtained for SC1 bonded samples annealed at about 1000°C. Electrical characterization of bonded structures shows properties similar to those obtained using conventional wet chemical activation and high temperature annealing.

# Acknowledgments

Thanks are due to Dr. Jan Vedde and Topsil A/S in Denmark for the spreading resistance measurements and to Dr. Ulf Södervall at Chalmers University of Technology for the SIMS analysis.

Chalmers University of Technology assisted in meeting the publication costs of this article.

## References

- 1. S. N. Farrens, J. R. Dekker, J. K. Smith, and B. E. Roberds, J. Electrochem. Soc., 142, 3949 (1995).
- M. Reiche, K. Gutjahr, D. Stolze, D. Burczyk, and M. Petzold, in Semiconductor Wafer Bonding IV, U. Gösele, H. Baumgart, T. Abe, C. Hunt, and S. Iyer, Editors, PV 97-36, p. 437, The Electrochemical Society Proceedings Series, Pennington, NJ
- S. Farrens and J. Smith, in Semiconductor Wafer Bonding III, C. Hunt, H. Baumgart, S. S. Iyer, T. Abe, and U. Gösele, Editors, PV 95-7, p. 72, The Electrochemical Society Proceedings Series, Pennington, NJ (1995).
- B. E. Roberds and S. N. Farrens, in Semiconductor Wafer Bonding IV, U. Gösele, H. Baumgart, T. Abe, C. Hunt, and S. Iyer, Editors, PV 97-36, p. 598, The Electrochemical Society Proceedings Series, Pennington, NJ (1997).
- W. P. Maszara, G. Goetz, A. Caviglia, and J. B. McKitterick, J. Appl. Phys., 64, 4943 (1988).
- D. Feijoo, Y. J. Chabal, and S. B. Christman, Appl. Phys. Lett., 65, 2548 (1994).
- A. Reisman, M. Berkenblit, S. A. Chan, F. B. Kaufman, and D. C. Green, J. Electrochem. Soc., 126, 1406 (1979).
- P. Ericsson, S. Bengtsson, and U. Södervall, J. Appl. Phys., 78, 3472 (1995).
- P. Ericsson and S. Bengtsson, J. Electrochem. Soc., 143, 3722 (1996).
- S. Bengtsson and K. Ljungberg, Mater. Res. Soc. Proc., 477, 267 MRS, Pittsburgh, PA (1997).
- K. Ljungberg, F. Grey, and S. Bengtsson, Appl. Surf. Sci., 117/118, 813 (1997).
- R. Stengl, T. Tan, and U. Gösele, Jpn. J. Appl. Phys., 28, 1735 (1989).
  B. E. Deal and A. S. Grove, J. Appl. Phys., 36, 3770 (1965).
- K. M. Davis and M. Tomozawa, J. Non-Cryst. Solids., 201, 177 (1996).
- 15. R. K. Iler, The Chemistry of Silica, Wiley, New York (1979)
- 16. K. H. Beckmann and N. J. Harrick, J. Electrochem. Soc., 118, 614 (1971).
- 17. J. E. Shelby, J. Non-Cryst. Solids, 179, 138 (1994).
- Y. J. Chabal, D. Feijoo, S. B. Christman, and C. A. Goodwin, in Proceedings of the 3rd International Symposium on Semiconductor Wafer Bonding: Physics and Applications III, C. E. Hunt, H. Baumgart, S. S. Iyer, T. Abe, and U. Gösele, Editors, PV 95-7, p. 305, The Electrochemical Society Proceedings Series, Pennington, NJ (1995).
- M. K. Weldon, V. E. Marsico, Y. J. Cabal, A. Agarwal, D. J. Eaglesham, J. Sapjeta, W. L. Brown, D. C. Jacobson, Y. Caudano, S. B. Christman, and E. E. Chaban, in Semiconductor Wafer Bonding IV, U. Gösele, H. Baumgart, T. Abe, C. Hunt, and S. Iyer, Editors, PV 97-36, p. 229, The Electrochemical Society Proceedings Series, Pennington, NJ (1997).
- 20. C. C. Perry, X. Li, and D. N. Waters, Spectrochim. Acta, 47A, 1487 (1991).
- R. M. Almeida, C. G. Pantano, J. Appl. Phys., 68, 4225 (1990).
- 22. S. Bengtsson and O. Engström, J. Appl. Phys., 66, 1231 (1989).

Journal of The Electrochemical Society

t

jes.ecsdl.org

doi: 10.1149/1.1393591

J. Electrochem. Soc. 2000 volume 147, issue 7, 2693-2698



# Check for updates

# Formation of Silicon Structures by Plasma-Activated Wafer Bonding

P. Amirfeiz $^a$ , S. Bengtsson $^a$ , M. Bergh $^b$ , E. Zanghellini $^c$  and L. Börjesson $^d$ 

- Author Affiliations

<sup>a</sup>Microtechnology Centre at Chalmers and Solid State Electronics Laboratory, Department of Microelectronics

<sup>b</sup>Celsius Consultants AB-MicroTech, SE-412 88 Göteborg, Sweden

<sup>c</sup>Department of Experimental Physics

<sup>d</sup>Department of Applied Physics, Chalmers University of Technology, SE-412 96 Göteborg, Sweden

# Abstract

A room temperature wafer bonding process based on oxygen plasma treatment or argon plasma treatment has been studied for surfaces of silicon, silicon dioxide, and crystalline quartz. The surface energy of the bonded samples was observed at different storage times. Atomic force microscope measurements, multiple internal reflection infrared spectroscopy, electrical characterization, secondary ion mass spectroscopy, and post-processing steps were performed to evaluate the plasma-treated surfaces and the formed bonded interfaces. Electrical measurements were used to investigate the usefulness of plasma-bonded interfaces for electronic devices. The bonded interfaces exhibit high surface energies, comparable to what can be achieved with annealing steps in the range of 600–800°C using normal wet chemical activation before bonding. The high mechanical stability obtained after bonding at room temperature is explained

by an increased dynamic in water removal from the bonded interface allowing covalent bonds to be formed. © 2000 The Electrochemical Society. All rights reserved.

Manuscript received December 21, 1999.

© 2000 ECS - The Electrochemical Society

# May be of interest

Communication—Fluorinated Plasma for Room-Temperature Silicon Wafer Treatments Using PTFE Substrates Chand Ward of all 1207, halfrail of Direct Bonding

Fluorine Containing Plasma Activated Mechanisms for Room-Temperature Desired Whire et al., PCC. Journal of

SORE SPACE SHORM SAND TOWNS OF

The Role of Mobile Charge in Oxygen Plasma-Enhanced Silicon-to-Silicon

SAME State Subserve and Lishboling

8. Tankol Mini, filtramarahal and PARSON LORSE Wafer Bonding

Without Inductively Coupled Plasma Anto Carrivolation at his Jodens of Using Oxygen Plasma Treatment in Room Temperature Wafer Bonding Reactive Ion Etchers With and

WINE AN

Wafer Bonding of Plasma Activated

The Stockholden and Stock Ay

计字形字列 名 细 图

Transmit Hach of all, Frie

TERRACHER.

Treatment Sequencing Means Multiple Myeloma: Improved Optimal Outcome Chronic Lymphocytic Leukemia Not Transmitted Through Blood Transfusion

Carese Transportables

Patients With Acute Lymphoblastic Quality of Life Among Pediatric Leukemia

Infections of the oral cavity, neck, and ANGELOFFICM, EAGER SON 23 head

IT-901 May Be Effective in Patients handan formanna of de Sala With Richter Syndrome

# Articles citing this article

Clogging-Free Irreversible Bonding of Polycarbonate Membranes to Glass Microfluidic Devices

L. Electrochem. Soc., 2017 164(5): B3087-B3090

\*Abstract \*Full Text \*Full Text (PDF)

Electrical, Mechanical, and Hermetic Properties of Low-Temperature, Plasma Activated Direct Silicon Bonded Joints

ECS. J. Solid State Sci. Technol, 2015 4(7): P265-P271

\*Abstract \*Full Text \*Full Text (PDF)

A Review of Hydrophilic Silicon Wafer Bonding ECS.J., Solid State Sci., Technol., 2014 3(4): Q42-Q54

\*Abstract \*Full Text \*Full Text (PDF)

Low-Temperature Titanium-Based Wafer Bonding: , , and

J. Electrochem, Soc. 2007 154(1): H20-H25

\*Abstract \*Full Text \*Full Text (PDF)

Microelectronics Thin Film Handling and Transfer Using Low-Temperature Wafer Bonding

Electrochem, Solid-State Lett. 2005 8(12): G362-G366

\*Abstract » Full Text \* Full Text (PDF)

Probing Interface Structure of Low-Temperature-Bonded InP on Si Electrochem, Solid-State, Lett. 2005 8(5): G115-G118

"Abstract "Full Text "Full Text (PDF)

Investigation on the Uniformity of Surface Energy in Silicon Direct-Bonding Technique

J. Electrochem. Soc. 2004 151(9): G568-G573

Abstract » Full Text » Full Text (PDF)

Improved Low-Temperature Si {-} Si Hydrophilic Wafer Bonding

J. Electrochem. Soc. 2003 150(3): G228-G231

» Abstract » Full Text » Full Text (PDF)

Room Temperature Wafer Bonding Using Oxygen Plasma Treatment in Reactive Ion Etchers With and Without Inductively Coupled Plasma

J. Electrochem. Soc. 2003 150(2): G155-G162

» Abstract » Full Text » Full Text (PDF)

Effects of Plasma Activation on Hydrophilic Bonding of Si and SiO2

J. Electrochem. Soc. 2002 149(6): G348-G351

\*Abstract \*Full Text \*Full Text (PDF)

The Analysis of Oxygen Plasma Pretreatment for Improving Anodic Bonding

J. Electrochem. Soc. 2002 149(1): G8-G11

\*Abstract \*Full Text \*Full Text (PDF)

# **EXHIBIT C**

Manuscript submitted Aug. 11, 1995; revised manuscript received Feb. 8, 1996.

Kyoto University assisted in meeting the publication costs of this article.

## REFERENCES

- 1. N. Braslau, J. B. Gunn, and J. L. Staples, Solid-State
- N. Braslau, J. B. Gunn, and J. L. Staples, Solid-State Electron., 10, 381 (1967).
   A. Callegari, E. T.-S. Pan, and M. Murakami, Appl. Phys. Lett., 46, 1141 (1985).
   M. Murakami, K. D. Childs, J. M. Baker, and A. Callegari, J. Vac. Sci. Technol., B4, 903 (1986).
   Y. C. Shih, M. Murakami, E. L. Wilkie, and A. C. Callegari, J. Appl. Phys., 62, 582 (1987).
   K. Tanahashi, H. J. Takata, A. Otsuki, and M. Murakami, ibid., 72, 4183 (1992).
   W. H. Rothery and K. W. Andrews J. Inst. Met., 68, 133

- 6. W. H. Rothery and K. W. Andrews, J. Inst. Met., 68, 133
- H. H. Berger, Solid-State Electron., 15, 145 (1972).
- 8. A. Y. C. Yu, ibid., 13, 239 (1970).

- 9. A. Lahav, M. Eizenberg, and Y. Komem, J. Appl. Phys.,
- 60, 991 (1986). 10. T. Sands, V. G. Keramidas, A. J. Yu, K-M. Yu, R. Gronsky, and J. Washburn, J. Mater. Res., 2, 262
- 11. S. H. Chen, C. B. Carter, and C. J. Palmstrøm, ibid., 3, 1385 (1988)
- A. S. Harris, Y. Nannichi, G. L. Pearson, and G. F. Day, J. Appl. Phys., 40, 4575 (1969).
   M. Heiblum, M. I. Nathan, and C. A. Chang, Solid-State Electron., 25, 185 (1982).
   T. S. Kalkur, J. Dell, and A. G. Nassibian, Int. J. Electron., 57, 729 (1984).
   W. J. Boudgillo and T. C. McGill, J. Vac. Sci. Technol.

- 15. W. J. Boudville and T. C. McGill, J. Vac. Sci. Technol.,
- B3, 1192 (1985). 16. S. M. Cho, J. D. Lee, and H. H. Lee, *J. Appl. Phys.*, **70**,
- L. S. Yu, L. C. Wang, E. D. Marshall, S. S. Lau, and T. F. Kuech, J. Appl. Phys., 65, 1621 (1989).
   M. L. Kniffin and C. R. Helms, J. Appl. Phys., 68, 1367
- (1990).

# Modification of Silicon Surfaces with H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub>:HF and HNO3:HF for Wafer Bonding Applications

Karin Ljungberg, Ulf Jansson, Stefan Bengtsson, and Anders Söderbärg

<sup>a</sup>Department of Technology and <sup>b</sup>Department of Inorganic Chemistry, Uppsala University, S-751 21 Uppsala, Sweden

<sup>e</sup>Department of Solid State Electronics, Chalmers University of Technology, S-412 96 Göteborg, Sweden

# ABSTRACT

Two combinations of oxidizing and etching agents, H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub>:HF and HNO<sub>3</sub>:HF, have been used to modify silicon surfaces prior to wafer bonding. The chemical oxide thickness can be adjusted between 0 and 10 Å by tuning the HF content of the mixtures. Using x-ray photoelectron spectroscopy it was found that the chemical composition of the surfaces can also be affected. Hydroxyl groups, fluorine, and hydrogen are terminating species that can be obtained by the described procedures. Both the described cleaning procedures permit hydrophilic bonding, giving a high room temperature bond trought with a minimum of interfacial pride. The bond between the fluorist terminated of the procedures are the content of the con ture bond strength with a minimum of interfacial oxide. The bond between a mainly fluorine-terminated or a mainly OH terminated surface and a hydrogen-terminated surface is no stronger than the bond between two hydrogen-terminated surfaces.

# Introduction

Despite the fact that direct bonding of silicon wafers is now quite commonly used in microelectronics and for micromechanical applications, opinions are still divided about how different parameters influence the bonding behavior.1-3 Known important properties are roughness and waviness of the surface and particle density. In addition, control of the surface chemistry is desirable. In this work we have investigated the chemistry of silicon surfaces treated in two different cleaning mixtures and studied their bonding behavior.

A strong room temperature attraction between the wafers is desirable to make handling, e.g., polishing and cleaning, of the bonded wafers easier. A high bond strength also increases the probability of closure of the gap between wafers that are rough on a microscopic scale. For electronic applications it is not only important to control the bonding behavior in terms of bond strength and void generation, but also to minimize the influence of the bonded interface on the electrical performance. Hence, it is important to control the interfacial oxide, which leads to the choice of hydrophobic bonding,4 using an HF-last process as surface preparation. On the other hand, the bond strength at room temperature is considerably larger (up to about three times larger) for hydrophilic than for hydrophobic wafers. 5,6 This is due to the hydroxyl (OH) termination of the surface of the thin oxide present on hydrophilic wafers. A good starting material would thus

\* Electrochemical Society Active Member.

be an oxide-free silicon surface terminated by hydroxyl groups to achieve hydrophilic bonding with a minimum of interfacial oxide.

Different combinations of oxidizing and oxide-etching agents are widely used in semiconductor wafer cleaning technology. One of the most well known is the RCA1 (or SC1 or APM) mixture, i.e., NH<sub>4</sub>OH:H<sub>2</sub>O:H<sub>2</sub>O<sub>2</sub>. Oxidizing/etching mixtures are very well suited to particle removal thanks to continuous oxidation and etching of the silicon substrate under the particles. Moreover, using an oxidizing cleaning mixture in combination with an oxide etchant could make careful control of the surface oxide possible. In principle, it would make it possible to tune the thickness of the interfacial oxide very carefully by varying the mixing ratios.

The so-called SPM cleaning (sulfuric peroxide mixture, i.e., a mixture of  $H_2SO_4$  and  $H_2O_2$ ) is known to produce a chemical oxide of good quality in terms of large thickness<sup>8,9</sup> and a low etching rate in HF solutions.<sup>10</sup> It has also been shown to be effective for passivation and protection of the Si surface prior to gate oxidation. 10 However, due to the high viscosity of the sulfuric acid, SPM is difficult to rinse. 11, 12 Recently it was demonstrated that a small amount of HF in the SPM solution results in higher rinsing efficiency.  $^{\!\scriptscriptstyle 11}$  This mixture is referred to as SPFM (sulfuric peroxide hydrofluoric mixture). The suggested explanation of the higher rinsing efficiency is that the SPFM cleaning causes fluorine-passivation of the silicon surface, turning it hydrophobic. However, rinsing the surface in water gives the surface hydrophilic properties. 11 This is probably due to

substitution of fluorine by OH-groups, which has been observed by several researchers.  $^{13-15}$  The HF-modified SPM solution acts as an oxidizing/etching mixture on silicon, which potentially could be used for control of the thickness of the chemical oxide. Furthermore, by adding HF to the standard SPM solution, the concentration of sulfur on the wafer surface is considerably reduced. 11 This is of importance for wafer bonding applications since contaminants are encapsulated into the structure by the wafer contacting.

Another oxidizing/etching mixture suggested for cleaning is HNO3:HF in which the HF concentration is kept very low. This etch is referred to as SE, slight etch, as in Ref. 16. Nitric acid is a strong oxidizer, known to produce thick chemical oxides. Addition of HF results in simultaneous oxide etching. The SE cleaning always gives a thin chemical oxide on the surface, since the etch reaction of the oxide is the etch rate-determining step. 16, 17 This means that the etch rate is highly dependent on HF concentration. 17 Thus, as with the SPFM cleaning solution, the HF concentration in the SE mixture should be tunable to control the thickness of the chemical oxide. Thicknesses of chemical oxides produced in SPM and nitric acid (HNO<sub>3</sub>) can be found in the literature 18, 19 The absolute values differ due to different measurement methods or data interpretation. Important is that HNO3 is known to give a thick oxide as compared to, e.g., NH4OH:H2O:H2O2, while SPM gives a thinner oxide.

The aim of this study is to investigate the influence of surface termination on the bondability of silicon surfaces and to evaluate the use of oxidizing/etching mixtures for manufacturing controlled chemical oxides for wafer bonding purposes. From the discussed observations, we suggest that a combination of an oxidizing solution and an etching agent, HF, can also be used to prepare Si surfaces with a controlled surface chemical composition. This makes it possible to investigate the influence of different species on the bonding properties. In addition, these mixtures also make it potentially possible to control the thickness of the thin chemical oxide, which may be useful in advanced device applications. In the present work, surface analysis with XPS (x-ray photoelectron spectroscopy) has been used to investigate how varying amounts of HF in an SPFM or an SE mixture can be used to modify Si surfaces. The bonding behavior of the surfaces is observed by inspection in transmitted IR to study the speed of the contact wave and by measurement of bond strengths. The influence of surface conditions on bonding properties is discussed.

# Experimental

In the experiments mainly 3 in. Si wafers (Wacker, p(100) FZ, 1 to 10  $\Omega$  cm) were used. For some experiments with differently terminated surfaces, 2 in. wafers were used. Prior to cleaning in SPFM or SE some wafers were dipped for 1 min in dilute HF to remove the native oxide, while others were used as-received. Preparation of the wafers in the SPFM and SE solutions was according to one of the following methods: (i) 2 min in SPFM, i.e.,  $H_2SO_4(97\%):H_2O_2(30\%)$ , 1:4, with a small amount of HF added. The temperature was about 120°C due to the reaction heat. (ii) 5 min in SE, i.e., hot (80°C)  $HNO_3(70\%)$  with HF added.


The HF concentrations ranged from 10 to 1000 ppm. Higher HF concentrations gave nonbondable surfaces. Subsequential rinsing was performed in DI water (18 M  $\Omega$ cm), after which the wafers were blow-dried in N2. After room temperature bonding some samples were annealed in N<sub>2</sub> ambient for 1 h.


# Characterization of Silicon Surfaces

The silicon surfaces were analyzed with XPS using monochromatic Al K, radiation. Charging was corrected for using an arbitrary value of 284.8 eV for the C 1s peak of adsorbed hydrocarbons. The hydrophilicity of the surfaces was determined by measuring the contact angle to water in a standard contact angle microscope. atomic force microscopy (AFM) was used to analyze the surface roughness. The data was recorded in air. The scanned area was  $0.2 \times 0.2$  µm which was analyzed as a 256  $\times$  256 matrix.

Oxide formation.—The XPS results clearly show that the oxide thickness can be controlled by cleaning the wafer in an oxidizing/etching mixture. The oxide thickness after cleaning depends on several parameters, including choice of acid, HF concentration, and rinse time. This can be seen in Fig. 1 which shows the Si 2p peaks from silicon surfaces cleaned in SPFM or SE. The spectra show two features at about 99.7 and 103.4 eV which can be attributed to elemental silicon and silicon in SiO2, respectively. The thickness of the oxide cleaned in pure SPM without HF, spectrum 1a, can be estimated as about 10 Å by measuring the intensity of the Si 2p peak and using the procedure described by Namiki *et al.*<sup>20</sup> The intensity, *I*, follows an exponential law according to

Fig. 1. Si 2p spectra from Si (100) surfaces after cleaning. To the left are shown spectra obtained immediately after treatment in: (a) SPM (no HF), (b) SPFM (10 ppm HF), (c) SPFM (100 ppm HF), (d) SPFM (1000 ppm HF), (e) HF dip + SPM, and (f) HF dip + HNO<sub>3</sub>. The right side shows spectra obtained from the surfaces after 2 min subsequent H<sub>2</sub>O rinse: (g) SPM (no HF), (h) SPFM (10 ppm HF), (i) SPFM (100 ppm HF), (j) SPFM (1000 ppm HF), (k) HF dip + SPM, and (1) HNO<sub>3</sub>. The dashed line marks 103.7 eV.





$$I = I_0 \left( 1 - e^{\frac{-d_{\text{OX}}}{\lambda \sin \theta}} \right)$$
 [1]

where  $I_0$  is the intensity of the Si 2p peak when no oxide is present on the surface,  $\theta$  is the take-off angle of the emitted electrons, and λ is the mean free path for the Si 2p electron in the  $SiO_2$  film ( $\lambda = 30\text{Å}$ ). From this the oxide thickness,  $d_{ox}$  can be derived. As can be seen in Fig. 1, comparison of the relative heights of the peaks from elemental silicon and from silicon in SiO2 shows that the addition of HF to the SPM mixture reduces the oxide thickness. In fact, 1000 ppm HF yields an essentially oxide-free surface, illustrated by spectrum 1d. An interesting observation is that the oxide peak at about 103.4 eV (spectrum 1a) is slightly shifted toward higher binding energies when HF is added to the solution, as in spectra 1b-d. This shift is caused by the presence of Si-F bonds in the oxide. It is likely that most of the fluorine originates from adsorbed atoms terminating the surface. However, some fluorine is probably also embedded in the oxide. A subsequent water rinse shifts the oxide peak back to normal binding energies due to the removal of Si-F bonds and the formation of Si-O bonds, as illustrated in spectra 1h-i.

The final oxide thickness is also dependent on the surface condition prior to cleaning. Spectra 1 a-d were obtained from samples which were not HF-etched prior to cleaning in the SPFM mixture. This means that they were initially covered by a thin native oxide about 10 to 15 Å thick. In contrast, SPFM cleaning of initially oxide-free surfaces (obtained by HF-etching prior to the cleaning step) yielded considerably thinner oxides for a given HF concentration (cf. spectra 1a and e). The oxides produced in a SE mixture exhibit the same behavior as those obtained in a SPFM mixture. In general, the SE solution produced thicker oxides (cf. spectra 1e and f). An interesting observation is that the binding energy of the oxide peak of the fluorine-free surface is dependent on the cleaning solution. This was also observed for oxides with identical thicknesses and can probably be attributed to structural differences between the oxides, giving rise to a structure-induced shift, as discussed by Grunthaner et al.21


It should also be noted that carbon was observed in all XPS spectra obtained from SPFM and SE-cleaned surfaces. The carbon peak can be assigned to contaminants adsorbed on the surfaces during transport in air to the analysis chamber. In addition, a clear sulfur (S 2p) peak

was observed in spectra from SPFM-cleaned surfaces. This peak is due to adsorption of residual species on the surface during cleaning. A rough quantitative analysis, based on elemental standards, shows that the sulfur amount is about 1 to 2 atom percent (a/o). No reduction in sulfur content was observed after water rinse. This shows that some sulfur is still present on the surfaces in spite of the hydrophobic silicon surface lowering the carry-over of etch solutions to the rinse bath. Nitrogen, which may have been present on the SE-cleaned surfaces, was not observed.

The results above show that cleaning in SPFM and SE solutions can be used to prepare silicon oxides with thicknesses ranging from essentially zero to about 10 Å. This behavior can be explained by the chemical properties of the mixtures. Pure H<sub>2</sub>SO<sub>4</sub>/H<sub>2</sub>O<sub>2</sub>, as well as hot HNO<sub>3</sub>, forms oxides on silicon, while HF etches SiO2. It is likely to assume that a competition between oxidation and etching takes place in the solutions when HF is added. The final thickness of the oxide is then determined by a "steadystate" value determined by the HF concentration.

Surface termination.—The XPS results also showed that the termination of the silicon surface could be modified by the cleaning procedure. It was found that SPFM- and SEcleaned surfaces contained large amounts of adsorbed fluorine (Fig. 2, spectra 2a-c). From this it can be concluded that the cleaning procedures give oxidized silicon with a mainly fluorine-terminated surface. The results also showed that essentially oxide-free silicon surfaces with high concentrations of adsorbed fluorine could be obtained with 1000 ppm HF in the cleaning solution (spectrum 2c). The XPS analysis of this surface showed a clear O 1s peak, suggesting a partial termination by, e.g., OH groups. However, contact angle measurements showed that all SPFM and SE-treated surfaces were hydrophobic with contact angles ranging from 40 to 50°. These large contact angles show that the concentration of OH groups must be relatively low and that the surfaces should instead be mostly terminated with fluorine. An interesting observation is that the fluorine content decreased slightly for HF concentrations above 100 ppm. This is probably due to increasing hydrogen termination of the surface. This is supported by the fact that HF concentrations above 100 ppm yielded even more hydrophobic surfaces with contact angles of about 50-55°.

Rinsing in DI water for 2 min strongly reduced the intensity of the F 1s peaks (spectra 2d-f), again supporting






Fig. 2. F 1s spectra obtained from Si (100) surfaces prior to water rinse: (a) SPFM (10 ppm HF), (b) SPFM (100 ppm HF), and (c) SPFM (1000 ppm HF); and after a 2 min rise in H<sub>2</sub>O: (d) SPFM (10 ppm HF), (e) SPFM (100 ppm HF), and (f) SPFM (1000 ppm HF).

the conclusion that most of the fluorine is present at the surface. No fluorine could be detected by XPS analysis after a rinsing time of 15 min. It is generally accepted that this is due to a substitution of fluorine atoms by OH groups producing an OH-terminated surface. 13-15 The assumption that such a substitution takes place is supported by the observation that the surfaces became hydrophilic with a contact angle reduced to less than 5° after the water rinse. An interesting observation was that the "oxide-free" silicon surface, obtained with 1000 ppm HF in the cleaning solution, was quite hydrophobic also after the water rinse (contact angle 30°). This is explained by the high degree of hydrogen-termination of the oxidefree surface.

The XPS results show that SPFM and SE cleaning can be used to prepare oxide-free as well as oxidized silicon surfaces with controllable oxide thickness and different surface terminations. In addition, a conventional HF dip can be used to obtain completely oxide-free hydrogen-terminated surfaces. The different types of surfaces are summarized in Table I.

Surface roughness.—SPFM with 1000 ppm HF dissolved about 100 Å Si/min during 10 min etching, which is at least 20 times more than SPFM with 10 ppm HF. This was measured by weighing the samples before and after etching using a balance gravimeter capable of measuring changes of mass down to 10 µg. This indicates a strongly increasing etch rate with HF concentration in SPFM.

AFM showed no large increase in the microscopic roughness with HF concentration. The wafers were dipped in diluted HF and rinsed in water before cleaning in the different SPFM solutions. The AFM analysis was made after subsequent water rinsing for 4 min. The calculated rms roughness values are 0.62 Å for SPFM with 10 ppm HF, 0.80 Å for SPFM with 100 ppm HF, and 0.58 Å for SPFM with 1000 ppm HF. An as-received silicon (100) surface has an rms roughness of 0.3 to 0.4 Å.

These results show that although the etch rate is considerably higher in SPFM with relatively high HF contents, i.e., 1000 ppm, the surface microroughness seems not to increase significantly as judged from the rms value.

# Bonding Results and Discussion

Wafer bonding was done immediately after each treatment and the bonding process was recorded in transmitted infrared light using a video setup. Thus the velocity of the contact wave, i.e., the growing bonded area, could be measured. This method has been presented elsewhere.22 The bond strengths, i.e., surface energies, were measured using the crack opening method introduced by Maszara et al.  $^{23}$  The surface energy,  $\gamma$ , of the bond is calculated using Young's modulus,  $1.66\cdot 10^{11}$  Pa, the wafer thickness  $381~\mu m,$  and the blade thickness  $50~\mu m.$ 

Direct bonding.—In Fig. 3 contact wave velocities and room temperature surface energies vs. HF content in SPFM are given. It can be seen that 100 ppm of HF gives a significantly higher wave velocity than 10 ppm, while a

Table I. Summary of the resulting silicon surface condition, i.e., presence of oxide and main atomic termination of the surface after different cleaning procedures. Note that small amount of absorbed OH are probably also present on all SPFM and SE surfaces (see text).

Mixture	Subsequent water rinse	Surface oxide	Main Termination
SPFM or SE	No	Yes	F
(10-100 ppm HF) SPFM or SE	Yes	Yes	ОН
(10-100 ppm HF) SPFM or SE	No	No	F and H
(1000 ppm HF) SPFM or SE	Yes	No	OH and H
(1000 ppm HF) Aqueous HF	No	No	H




Fig. 3. Mean values of measured contact wave velocities and room temperature bond strengths of Si (100) surfaces vs. the HF concentration in SPFM.

mixture with 1000 ppm HF gives velocities comparable to the 10 ppm case. The higher velocities measured for the 100 ppm samples correlate to the higher F content on this surface, giving a high OH concentration after rinsing. No large differences in bond strength were observed between the samples, as is evident from Fig. 3. This is in agreement with the fact that all these surfaces are mainly OH terminated. The surface produced with 1000 ppm HF is partly terminated with H as previously described. It is known that HF-etched, hydrogen-terminated, silicon surfaces show a lower contact wave velocity and bond strength than hydrophilic ones. 1,22 The decrease in contact wave velocity for the highest HF concentration in Fig. 3 can be explained by this. It might be suspected that the higher etch rate in the solution containing 1000 ppm HF would cause a larger surface roughness leading to a slower contact wave. However, as the AFM results showed, the microscopic roughness did not increase with increased HF concentration. Hence the increasing hydrophobicity of the surface seems to be the most probable reason for the observed bonding behavior.

No significant differences in bonding behavior were seen between samples that were HF dipped prior to cleaning and those which were not. Even if the resulting oxide became thinner when the native oxide is etched off before SPFM treatment, as indicated by the XPS analysis, the surface was still passivated by a thin chemical oxide after the SPFM treatment. The only possible exception is the surface treated with the 1000 ppm solution.

Figure 4 shows how the bond strength increases with anneal temperature for SPFM surfaces with varying HF concentration. The differences in surface energies corresponding to the different concentrations are small, and no clear correlation with the HF concentration can be found.




Fig. 4. Mean values of measured surface energies vs. annealing temperature (1 h in N2) for Si (100) surfaces treated in SPFM with varying concentrations.

The increase with temperature follows the previously reported surface energies for RCA1(NH $_4$ OH:H $_2$ O:H $_2$ O)treated samples quite well,5 but with slightly higher values. The agreement of the results for RCA1-treated surfaces regarding the dependence of bond strength on anneal temperature is not surprising, since both the SPFM- and RCA-cleaned surfaces are OH terminated.

Combinations of differently terminated surfaces.—Since these chemical preparation procedures make it possible to control the termination of the silicon surface and to choose among H, F, and OH for the termination, we decided to study the influence of H-atoms, F-atoms, and OH-molecules on the bonding behavior systematically by bonding combinations of the differently terminated surfaces. SPFM or SE cleaning followed by water rinsing was used to produce OH-terminated surfaces. An aqueous HF solution (10%) was used to give hydrogen termination. Since the nonrinsed, SPFM-cleaned wafers were found to be very difficult to blow-dry, the SE clean was used to achieve mainly fluorine-terminated surfaces. Surfaces treated in SE mixtures were easily blown dry even before a water rinse. The HF concentrations used for these experiments were 100 ppm in SPFM and 500 ppm in SE.

The results are summarized in Fig. 5 showing the room temperature bond strengths for the different combinations. As can be seen, OH-OH, i.e., hydrophilic bonding, gave a considerably higher surface energy than H-H, i.e., hydrophobic bonding, as expected from earlier experiments<sup>5</sup> and from the literature.<sup>6</sup> It has been suggested that strong attractive forces (i.e., hydrogen bonding) between electronegative F atoms and H terminating the Si surface would give rise to high surface energies of bonded wafers.2, <sup>6</sup> However, as illustrated in Fig. 5, the bonding behavior of this combination of surfaces is fairly similar to that of two hydrogen-terminated surfaces. In fact, the surface energies obtained in the present investigation are somewhat lower than those found for the H-H bonding case. Furthermore, bonding one H- and one OH-terminated surface also gives about the same surface energy as purely hydrophobic bonding. This may not be too surprising since the higher surface energy obtained for purely hydrophilic room temperature bonding, OH-OH, originates from the dipolar properties of the terminating species on both surfaces. The Si-H bond is only weakly polarized, since Si is not a very electronegative atom. Hence the attractive force cannot be as strong between Si-H and Si-OH. We conclude that the bonding between a hydrogen-terminated and an OH-terminated or fluorine-terminated surface includes hydrogen bonding only to a very small degree. This results in surface energies of the order of those obtained for purely hydrophobic bonding, H-H.

Void formation.—Voids may occur at the bonded interface both during wafer contacting and during subsequent




Fig. 5. Measured surface energies for bonded combinations of differently terminated surfaces. The error bars represent the spread in recorded data from the lowest to the highest value, and the large markers are mean values.

annealing. The voids formed during wafer contacting are caused by particle encapsulation or surface damage. Void formation during low-temperature annealing may be caused by vaporization of water<sup>24</sup> or hydrocarbons.<sup>25</sup> The presence of voids after bonding of different combinations of surfaces was monitored after room temperature bonding as well as after annealing at 400 to 600°C for 1 h. With a few exceptions, the purely hydrophilic bonding, OH-OH, did not give rise to void formation during the annealing at these low temperatures. In the case of purely hydrophobic bonding, H-H, large voids were seen after the annealing in agreement with earlier reports. <sup>26, 27</sup> It can be speculated that these voids are due to adsorbed hydrocarbons<sup>25, 26</sup> on the surfaces. Bonding a fluorine-terminated or OH-terminated surface to a hydrogen-terminated surface also caused void formation during the anneal. These voids showed many similarities to those obtained after purely hydrophobic bonding, again showing the similarity between the three combinations H-H, F-H, and OH-H. A link between the hydrophobic silicon surface and the occurrence of large voids during low-temperature annealing can be seen. Hence, it is not very probable that vaporization of water is the cause of these voids. However, in some of the H-OH bonded samples, small point-shaped voids were generated during the anneal, in contrast to the dominating large "gas-bubble" type of voids that were most often observed. This deviating behavior of some of the H-OH samples may be due to the combination of hydrophilic and hydrophobic surface properties.

# Conclusions

A method for controlling the thickness of chemical oxides on silicon, between 0 and 10 Å, using a combination of an oxidizing and an etching agent has been presented. H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub>:HF (SPFM) and HNO<sub>3</sub>:HF (SE) mixtures with low HF contents were investigated. The preparation methods were used to modify the chemical oxide on silicon surfaces for bonding purposes. Both the SPFM and the SE cleaning methods permit hydrophilic bonding giving a high room temperature bond strength with a minimum of interfacial oxide.

The described method makes it possible to control not only the thickness of the chemical oxide but also the atomic composition of the wafer surfaces. This means that the termination of the surface dangling bonds can be controlled, which makes it possible to create "custom-made" silicon surfaces. OH, F, and H are terminating species that can be obtained by the described procedures.

Different bonded combinations of terminated surfaces were investigated. Neither the bond between a fluorineterminated surface and a hydrogen-terminated surface nor the bond between an OH-terminated surface and a hydrogen-terminated surface gave any higher bond strength than the bond between two hydrogen-terminated surfaces. In these cases the room temperature adhesion is probably due to the same mechanism as in the case of two hydrogen-terminated surfaces.

Applications of these oxidizing/etching mixtures can be found also outside the area of wafer bonding. Both solutions are very well suited for cleaning and particle removal from the silicon surface due to the slow dissolution of the silicon. The possibility of controlling the thickness, and possibly also the porosity, of thin chemical oxides may be interesting also for other applications. For instance, one may be able to control the thickness and thereby the transmission probability of tunneling barriers very accurately.

# Acknowledgments

This work is part of the collaborative project BELLA (Bonded ELectronic LAyers), funded by the Swedish National Board for Industrial and Technical Development (NUTEK). Thanks are due to Mats Bergh at Chalmers University of Technology for the AFM analyses.

Manuscript submitted June 26, 1995; revised manuscript received Jan. 17, 1996.

Uppsala University assisted in meeting the publication costs fo this article.

## REFERENCES

- K. Ljungberg, A. Söderbärg, and Y. Bäcklund, Appl. Phys. Lett., 62, 1362 (1993).
   Q.-Y. Tong, E. Schmidt, U. Gösele, and M. Reiche, ibid., 64, 625 (1994).
   H. Himi, M. Matsui, S. Fujino, and T. Hattori, Jpn. J. Appl. Phys., 33, 6 (1994).
   S. Bengtsson and O. Engström, L. Appl. Phys. 66, 1231.
- 4. S. Bengtsson and O. Engström, J. Appl. Phys., 66, 1231 (1989)
- 5. Y. Bäcklund, K. Ljungberg, and A. Söderbärg, J. Micromech. Microeng., 2, 158 (1992).
- Q.-Y. Tong and U. Gösele, Mater. Chem. Phys., 37, 101 (1994).
- W. Kern and D. A. Puotinen, RCA Rev., 31, 187 (1970).
- 8. S. Aoyama, Y. Nakagawa, and T. Ohmi, in Extended Abstracts of the 1992 International Conference on Solid State Devices and Materials, p. 126, Japan

- Solid State Devices and Materials, p. 126, Japan Society of Applied Physics, Tokyo, Japan (1992).
   M. Morita, T. Ohmi, E. Hasegawa, M. Kawakami, and M. Ohwada, J. Appl. Phys., 68, 1272 (1990).
   K. Nakamura, T. Futatsuki, K. Makihara, and T. Ohmi, in Cleaning Technology in Semiconductor Device Manufacturing, J. Ruzyllo and R. E. Novak, Editors, PV 94-7, p. 70, The Electrochemical Society, Proceedings Series, Pennington, NJ (1994).
   S. Verhaverbeke, R. Messoussi, and T. Ohmi, in Proceedings of 2nd International Symposium on Ultraclean Processing of Silicon Surfaces (UCPSS '94), M. Heyns and P. Martens, Editors, p. 201, (Acco, Leuven, Belgium (1994).
- Leuven, Belgium (1994). 12. A. L. P. Rotondaro, H. F. Schmidt, M. Meuris, M. M.
- Heyns, C. Claeys, and J. Mulready, *ibid.*, p. 301.

  13. V. A. Burrows, Y. J. Chabal, G. S. Higashi, K. Raghavachari, and S. B. Christman, *Appl. Phys.*

- Lett. 53, 998 (1988).
- 14. D. Gräf, M. Grundner, and R. Schultz, J. Vac. Sci. Technol., A7, 808 (1989).
  - 15. T. Takahagi, I. Nagai, A. Ishitani, H. Kuroda, and Y.

- T. Takahagi, I. Nagai, A. Ishitani, H. Kuroda, and Y. Nagasawa, J. Appl. Phys. 64, 3516 (1988).
   R. Takizawa, T. Nakanishi, and K. Honda, Jpn. J. Appl. Phys., 27, L2210 (1988).
   T-H. Park, Y-S. Ko, T-E. Shim, J-G. Lee, and Y-K. Kim, This Journal, 142, 571 (1995).
   H. Ogawa, N. Terada, K. Sugiyama, K. Moriki, N. Miyata, T. Aoyama, R. Sugino, T. Ito, and T. Hattori, Appl. Surf. Sci, 56-58, 836 (1992).
   T. Hattori and H. Ogawa, Mater. Res. Soc. Symp. Proc., Vol. 259, R. J. Nemanich, C. R. Helms, M. Hirose, G. W. Rubloff, Editors, p. 31, MRS, Pittsburgh, PA (1992). (1992)
- A. Namiki, K. Tanimoto, T. Nakamura, N. Murayama, and T. Suzaki, Surf. Sci., 203, 129 (1988).
   F. J. Grunthaner, P. J. Grunthaner, R. P. Vasquez, B. F.
- Lewis, J. Maserjian, and A. Madhukar, J. Vac. Sci.
- Technol., 16, 1443 (1979). 22. G. A. C. M. Spierings and J. Haisma, in Semiconductor Wafer Bonding: Science, Technology, and Applications, W. Gösele, T. Abe, J. Haisma, and M. A. Schmidt, Editors, PV 92-7, p. 18, The Electrochemical Society Proceedings Series, Pennington, NJ (1992).

- W. P. Maszara, G. Goetz, A. Caviglia, and J. B. McKitterick, J. Appl. Phys., 64, 4943 (1988).
   T. Abe, T. Takei, A. Uchiyama, K. Yoshizawa, and Y. Nakazato, Jpn. J. Appl. Phys., 29, L2311 (1990).
   Q.-Y. Tong and U. Gösele, J. Microelectromech. Systems, 3, 29 (1994).
   K. Mitani, V. Lehmann, R. Stengl, D. Feijoo, U. M. Gösele, and H. Z. Massoud, Jpn. J. Appl. Phys., 30, 615 (1901). 615 (1991).
- 27. S. Bengtsson and O. Engström, This Journal, 137, 2297 (1990).

Journal of The Electrochemical Society es.ecsdl.org

ŧ

doi: 10.1149/1.1836705

J. Electrochem. Soc. 1996 volume 143, issue 5, 1709-1714



# Check for updates

# Modification of Silicon Surfaces with H<sub>2</sub> SO<sub>4</sub>: H<sub>2</sub>O<sub>2</sub>: HF and HNO<sub>3</sub>: HF for Wafer Bonding Applications

Karin Ljungberg $^a$ , Ulf Jansson $^b$ , Stefan Bengtsson $^c$  and Anders Söderbärg $^a$ 

- Author Affiliations

<sup>a</sup>Department of Technology, Uppsala University, S-75121 Uppsala, Sweden <sup>b</sup>Department of Inorganic Chemistry, Uppsala University, S-75121 Uppsala, <sup>c</sup>Department of Solid State Electronics, Chalmers University of Technology, S-412 96 Göteborg, Sweden

# Abstract

Two combinations of oxidizing and etching agents,  $H_2SO_4:H_2O_2:HF$  and  $HNO_{\mathbb{S}}:HF$  , have been used to modify silicon surfaces prior to wafer bonding. The composition of the surfaces can also be affected. Hydroxyl groups, fluorine, and Both the described cleaning procedures permit hydrophilic bonding, giving a high room temperature bond strength with a minimum of interfacial oxide. The bond between a chemical oxide thickness can be adjusted between 0 and 10  $\mbox{Å}$  by tuning the HF content of the mixtures. Using x-ray photoelectron spectroscopy it was found that the chemical hydrogen are terminating species that can be obtained by the described procedures. mainly fluorine-terminated or a mainly OH terminated surface and a hydrogenterminated surface is no stronger than the bond between two hydrogen-terminated

Key Words

wafer bonding etching oxidation surface phenomena silicon

bonds (chemical) X-ray photoelectron spectra

Manuscript received June 26, 1995.

© 1996 ECS - The Electrochemical Society

Revised manuscript received January 17, 1996.

# May be of interest

Bonding of Standard Silicon Wafers The Role of Surface Chemistry in

or Pring Mai, humal of the

The Circle widow Control

Hydrogen-Terminated Silicon Wafers Bonding Organic Molecules to

Chemical Pretreatment on Adsorption and Silicon Dioxide Studied by X-Ray of Tungsten Hexafluoride on Silicon . A. Zavarr etsi, berru etak Effects of Plasma Excitation and Photoelectron Spectroscopy Tredressentes Sais

Enhancement of Bonding Strength for Low Temperature Si3N4/Si3N4 Direct Wafer Bonding by Nitrogen-Plasma Of Saite of the Corner of Dro TEACH CHEANNESS AND SERVICE

Activation and Hydrofluoric Pre-dip

THE BUILDING THE MOST

ALCERTA

Enhancement of Bonding Strength for Low Temperature Si3N4/Si3N4 Direct Wafer Bonding by Nitrogen-Plasma Activation and Hydrofluoric Pre-dip

How to Prevent and Manage Vision Complications of Crohn's Disease

Vitamin D May Cut Asthma Attacks

No Difference in Efficacy Between Ofatumumab and Rituximab in DLBCL

Sophan (Ro, Caren Herapy

6 Reasons Why People Skip Their HIV Meds

10 Keys to Living Well With HIV

# Articles citing this article

PE-TEOS Wafer Bonding Enhancement at Low Temperature with a High- {kappa} Dielectric Capping Layer of AI2O3

J. Electrochem. Soc. 2011 158(2): H137-H141

\*Abstract \*Full Text \*Full Text (PDF)

Effect of Hydrofluoric Acid in Oxidizing Acid Mixtures on the J. Electrochem. Soc. 2007 154(11): P136-P146 Hydroxylation of Silicon Surface

» Abstract » Full Text » Full Text (PDF)

### **EXHIBIT D**

### Silicon-On-Insulator by Wafer Bonding: A Review

### W. P. Maszara

Allied-Signal Aerospace Company, Columbia, Maryland 21045

### ABSTRACT

Various approaches to wafer bonding technology are reviewed. Bonding kinetics are discussed as well as different mechanical and chemical thinning techniques. The structural and electrical qualities of state-of-the-art bonded SOI silicon films and devices built in them are detailed. Problems faced by this technology are evaluated.

Silicon device isolation by wafer-to-wafer bonding without any glue layer has been known for more than a quarter of a century, since Kenney applied for a United States patent in 1964 (1) (although the bonding process he used was meant to only transfer the device layer, rather than provide a semiconducting substrate). The bonding was assisted by very high temperature, 1225°C, and pressure, 2000 psi. A somewhat less cumbersome technique was introduced by Wallis and Pomerantz (2) for bonding silicon wafer to fused quartz, and investigated for silicon-on-insulator (SOI) applications by Anthony (3) and Frye et al. (4). This technique used lower temperatures, 850°-950°C (2, 3), and an externally applied electric field, which replaces hydrostatic pressure in providing the pulling force needed to achieve intimate contact of the wafer surfaces. The applied voltages ranged from 20 to 50V (3, 4). The major drawback of the field-assisted techniques is the need for electrical contact to the wafers at high temperature, making the process incompatible with batch processing and prone to contamination

The potential of the wafer bonding technique became widely recognized after the first reports of SOI substrates produced by bonding without an externally applied electric field or pressure were published in 1985-1986 by Lasky et al. (5-7) and Shimbo et al. (7). The bonding process, followed by the removal of most of one of the wafers by mechanical and/or chemical means, creates a generic (nonmask-specific) SOI wafer. This technique provides an insulating oxide and a high-quality silicon device layer (comparable to bulk), as well as thermal oxide interfaces between the buried SiO<sub>2</sub>, the device layer, and the silicon substrate. It inherently permits the use of a wide range of thicknesses of both the insulating oxide and the device layer, which allows for more design flexibility. Applications, including pressure sensors (8), improved dielectric isolation (DI) wafers (9), complimentary metal-oxidesemiconductor (CMOS) transistors in a very thin (30 nm) silicon film (10), and 256 K static random access memory (SRAMs) (11), have been reported.

In this paper we review and discuss various aspects of wafer-bonding SOI technology and summarize the status of the art.

### **Process Steps**

The SOI wafer is created in four basic process steps: (i) Formation of an etchstop (by implantation or epitaxy) or polish-stop (an imbeded grid of slow polishing material, e.g., SiO<sub>2</sub>) in one of the wafers (the seed wafer). In the case of a nonselective polish-back approach, a plain oxidized wafer is used. (ii) Contacting the polished face of the seed wafer with that of another wafer (the handle wafer), oxidized or not, in ambient temperature and atmosphere. (iii) Bonding the pair at an elevated temperature. (iv) Grinding and etching or lapping and polishing the pair from the seed wafer side to the desired thickness of the silicon device layer.

### Room Temperature Bond (Contacting)

Two flat, smooth, hydrophilic surfaces can be bonded at room temperature (or "contacted") without using external force. The bonded materials can be metallic, semiconducting, or insulating in nature. The contacting forces are believed to be caused by attraction between hydroxyl groups (—OH) (5, 7, 10, 11) and possibly some water molecules (13, 14) adsorbed on the two surfaces. The attraction can be significant enough to cause the spontaneous formation of hydrogen bonds across the gap between two wafers. The spontaneity in the initiation of the contacting occurs only between exceptionally flat, smooth, and clean surfaces. Once initiated, this bonding process can spread in a form of "contacting wave" throughout the entire area between two Si wafers with speeds of several cm/s (10, 14).

The hydroxyl groups are usually attached to the surface through the reaction of a clean surface oxide with the moisture from the air or atomized water source. Numerous other surface treatments can be used, if needed, to improve the hydrophilic properties of oxide surface. Ammonium hydroxide soaks (4, 10), sulfuric acid (7), NH $_3$  plasma (15), and other treatments (16, 17) were proposed. After treatment, the wafers are usually washed in DI water and dried in N $_2$  at room temperature before contacting.

### Bonding

Although room temperature bonds can withstand grinding and etchback processes (18), it is customary to strengthen the bonds by annealing at temperatures  $\geq 800^{\circ}\text{C}$ .

Kinetics of bonding have been extensively investigated for temperatures ranging from 20 to 1400°C, and times from 10s to 6h (10, 12). The bond strength was measured in terms of surface energy  $\gamma$  by a technique based on the theory of crack propagation in linear elastic solids (10). The energy is plotted vs. bonding temperature in Fig. 1 for a bonding time of 10 min.




Fig. 1. Surface energy vs. bonding temperature for bonds between wet oxides 300 nm thick (3 in. Si wafers). Also shown are energies for dry oxides (3 in. wafers), BPSG (4 in.), and PSG (4 in.).






Fig. 2. Surface energy vs. bonding temperature; 4 in, wafers with wet 300 nm thick oxide bonded in  $N_2$  and  $O_2$ .

The bond strength increases monotonically with temperature and exhibits three distinct phases. The first phase, hydrogen bonding between hydroxyl groups (OH) on one surface with the oxygen atoms of either the SiO<sub>2</sub> or OH groups on the other, begins at room temperature and starts being replaced by the second phase, the Si—O—Si bond, around 300°C. This phase involves elastic deformation of the wafers in the locally unbonded microareas and dominates through temperatures up to about 1100°C. Finally, in the third phase, viscous flow of the oxide around and above 1100°C leads to complete bonding. The surface energies of bonds between dry oxidized wafers are similar to those of bonds between oxides grown in steam.

Several researchers have chosen bonding in an oxygen atmosphere, explicitly (6) or implicitly (15, 23), indicating that it produces bonds superior to those formed in nitrogen gas. It is rather unlikely that, for the times and temperatures used in typical bonding, oxygen gas can diffuse through the crack, at best one or two monolayers wide, for distances comparable to the radius of the wafer. We have conducted an experiment to test this hypothesis. Figure 2 shows bond strengths measured for the oxidized (300 nm thick oxide) 4 in. wafers contacted in air and bonded in dry oxygen or nitrogen, respectively. Temperatures of 400°, 800°, and 1150°C were used. There is no difference, within

experimental error, between bond strengths corresponding to the two bonding ambients.


### Wafer Parameters vs. Bonding

It should be noted that although the model discussed above describes the general kinetics of wafer bonding, the values of the surface energies observed in our experiments represent only those particular sets of wafers tested. In accordance with the model, higher densities of  $\Longrightarrow$ I—OH groups, smoother and more planar surfaces, lower softening points of the oxides, or thinner wafers, will all contribute to a stronger bond, i.e., parts of or the whole  $\gamma$  vs. temperature curve will shift toward the lower temperatures. The effect of these properties on bonding will be briefly discussed below. It was an inadequate quantity of any of the above parameters that forced earlier researchers to facilitate bonding with the assistance of an external force (hydrostatic pressure, electric field).

Hydrophilic surfaces.—Stengl et al. (14) measured the speed of the contacting wave between two silicon wafers at different temperatures and found it to decrease monotonically to zero as the temperature increased to 320°C. This reflects the loss of the source of the attractive force, presumably due to the thermal decomposition of the silanol group and desorption of the freed OH group.

Surface roughness and flatness.—The range and strength of the hydrogen bond forces are sufficient to elastically deform wafers, whose macroscopic flatness deviates over many micrometers, to achieve conformity of the two surfaces in room temperature bonding. The deformation also happens microscopically, accommodating some of the surface roughness. Both types of deformation are illustrated in the x-ray transmission topographs of the bond in Fig. 3. The change of the x-ray image contrast reflects the strain in the lattice due to the global (Fig. 3a) and local (Fig. 3b) deformations. The "roughness" of the latter has a spatial wavelength on the order of 0.1-1 mm. The areas at the edge of the wafer and in the large void of Fig. 3a that were not bonded exhibit smooth appearance indicating lack of local strain clearly in support of the postulated bonding-caused deformation. The roughness imaged by the x-ray topography does not appreciably change in the temperature range up to 1200°C, indicating that most of the deformation of the wafers happens during contacting.

In light of the above discussion, one should expect that wafers with a rougher surface, which require more deformation to conform to each other, should produce weaker bonds at a given temperature, all other conditions kept equal. The microroughness of a thin film surface would depend on both the original wafer surface topography and the film formation process. In particular, the roughness of






Fig. 3. X-ray topography of an interface between two 4 in. Si wafers bonded at 800°C: (a) shows macroscopic deformation (warpage), the darken-Page 39 in this 20× image.

SAMSUNG EXHIBIT 1014

the insulating layers (thermally grown or deposited) utilized in the wafer-bonding SOI wafers affects their bond strength.

Thermal oxides.—Thermal oxides are very smooth and, unlike most of the deposited films, their microroughness is not detectable by stylus profilometry or Nomarsky optical microscopy. Hahn et al. (20) have found, using light scattering and low energy electron diffraction (LEED) methods, that the roughness of silicon surface increases with the thickness of SiO<sub>2</sub> layer grown on it (for a given growth temperature). We reason then that the oxide surface should also become rougher with the increasing thickness, at least for some small thicknesses, where the topography of the oxide surface can be affected by the local SiO<sub>2</sub> volume changes at the growth (i.e., Si—SiO<sub>2</sub>) interface. It would be expected, then, that at least for thin oxides, the bond strength would decrease with increasing thickness of the thermal oxides of bonded wafers.

Silicon wafers with oxides of different thicknesses, all grown in steam at 850°C, were bonded in pairs and their surface energy measured. Figure 4a shows two surface energy vs. oxide thickness curves for wafers bonded at 800° and 1200°C, respectively. Both curves exhibit a rapid decrease of surface energy with increasing oxide thickness for thicknesses up to 200 nm. The energies for the wafers with 1-2 nm thick (native) oxides were unmeasurable, because the bonds were so strong that the wafers cracked upon the insertion of a blade used in the energy measurement technique. The curve for the 800°C bond levels off for oxides thicker than about 200 nm. Both the initial drop-off of the energy and its subsequent leveling off are in accordance with the postulated change of the oxide surface roughness. We believe that the increase in surface energy (after the initial drop-off) with increasing oxide thickness for the samples bonded at 1200°C is caused by easier oxide flow in the thicker oxides at that temperature.

An attempt was made to verify the model by evaluating the roughness of the five oxides used in the above bonding experiment. Long, linear scans of the surface profile with a stylus profilometer (60  $\mu m$  scan) and an optical profilometer (660  $\mu m$  scan) were used, as well as local two-dimensional (1  $\times$  1  $\mu m$ ) scans with two different atomic force microscopes (AFM) to assess the roughness. Figure 4b shows the relationship between the root-mean-square (rms) roughness of the thermal oxide surfaces and their thickness as measured by the four instruments. The scatter of the data from sample to sample, as well as for




Fig. 4. (a) Surface energy vs. wet oxide thickness after bonding at 800° and 1200°C, (b) surface roughness (rms) vs. wet oxide thickness by optical (curve A) and stylus (B) profilometry, and 2-D imaging with Page 40 of &Gerent atomic force microscopes (C and D).

any given sample (the latter partially caused by the difference in the scan size), is too large to draw any conclusions in support or against the proposed model. The main reason for the inconsistency is believed to be the very high level of smoothness of the samples, comparable to the resolution limit of the measurement technique.

Deposited films.—The chemical vapor deposited (CVD) films are usually rough and fail to contact and bond to even very smooth silicon wafer surfaces without an externally applied force. Smoothing the surface by chemomechanically polishing the hard (undoped) oxides or annealing (flowing) soft (phosphosilicate [PSG] or borophosphosilicate glasses [BPSG]) oxides significantly improves their bonding capability. In particular, annealing previously nonadhering wafers, covered with a BPSG (4% of B, 4% of P) film, at 950°C for 15 min caused the two wafers to subsequently bond very well. Also, because of the lower viscosity of the BPSG, bonding was completed at lower temperatures. A 600°C, 10 min process was sufficient to increase the bond strength about sixfold over that measured for two thermal oxides bonded at the same temperature. PSG films showed similar performance (Fig. 1). If the high content of boron or phosphorus in those films can be ignored (e.g., in some sensor applications) or dealt with (using diffusion barriers such as Si<sub>3</sub>N<sub>4</sub>), these glasses can be used as adhesion layers when wafer bonding at low temperatures is required.

Wafer thickness.—Thicker wafers, being stiffer, are expected to yield less to the local pulling forces of the bonds forming across the gap between them. A weaker bond should result in bonding at a given temperature. It has been shown that thinner (more flexible) wafers bonded more strongly at a given temperature (10). The practical aspect of this phenomenon is that due to the very high flexibility of a seed wafer after it is thinned to about 1  $\mu m$  or so for SOI applications, normal processing temperatures should suffice to further increase bond strengths.

We have found that, contrary to the above, the bond strength for 4 in. wafers was consistently higher than that for the 3 in. ones, although the latter are thinner. A possible explanation is that the surface smoothness of the larger wafers is sufficiently better to offset the disadvantage of their increased thickness.

### Voids

The single most important problem faced by bonding technology is the lack of local bonding, leading to delamination and subsequent loss of the device film in the unbonded region. Two types of voids can be discerned: "extrinsic," formed during the contacting process, and "intrinsic," which are generated at elevated temperatures.

Particulate contamination or, more rarely, other residue present on the surface of either wafer is responsible for the former. An extreme lack of flatness and/or poor local hydrophilization of the surface may also lead to void formation. The voids are formed when the advancing contact wave surrounds the contaminated area, trapping ambient gas in it. For a given size of particle, the thicker (stiffer) the wafer, the larger the void will become. On might expect that the oxygen gas trapped in the void during contacting would be locally consumed by chemical reaction of the Si—O—Si bond formation, or outdiffusion into the two substrates during bonding at elevated temperatures. This in turn would lead to the collapse and rebonding of the void. We have not observed any appreciable void reduction. The change in the void sizes in the wafers annealed up to 1100°C for 30 min is negligible (some slightly increase or decrease) for pairs contacted in air or oxygen. Similar findings for the samples contacted in air, oxygen, and vacuum were reported by Black et al. (21) and for samples contacted in air by Stengl et al. (17). Much of the particulate contamination is of organic origin and it is likely that upon its decomposition at higher temperatures reaction products interact with the void surface, rendering it unbondable. We have seen a condensation-like decoration of some voids in bonded quartz-silicon wafer pairs,




Fig. 5. Bonded 4 in. wafers imaged with: (a) infrared, and (b) ultrasound.

Intrinsic voids can be generated at elevated temperatures. Ohashi et al. (9) has reported void generation at and above 200°C, followed by disappearance of the voids around 700°-800°C for wafers with native oxides. Similar behavior has been observed by Bengtsson and Engstrom (22) and Lehmann (23). No such voids were reported for thermal oxide bonds. Outgassing of hydrocarbons adsorbed at the wafer surface has been proposed as the cause of these voids (23). Thermally-generated voids in bonded sputtered oxides were also observed (24). In this case gas incorporated into the film during sputtering outgassed during bonding. Void generation was strongly suppressed by annealing sputtered films prior to bonding.

Voids can be visualized by a variety of methods. The bond between silicon wafers can be analyzed by infrared (IR), ultrasonic, or x-ray imaging, or by thinning one of the wafers down to its oxide layer to visually inspect the voids. In the last case, the majority of voids bulge up due to the release of the compressive stress stored in the oxide film, thus becoming more visible. Visible and IR imaging are based on interference effects and thus are limited to voids whose height is more than about 1/4 of the probing wavelength. IR imagers are the most convenient real-time observation tools and can register voids of about 1 mm diam and bigger. X-ray topography (XRT) has the best resolution, tens of micrometers, but is very time consuming (several hours for a 4 in. wafer) and expensive. Reflection ultrasonic imaging relies on the enhancement of the beam energy due to reflections off imperfections at the bond and is found to produce somewhat more detailed images than IR. The image formation, however, takes much longer. Figure 5 shows a side-by-side comparison of full wafer images obtained by IR and ultrasonic methods. Many small voids seen in the latter do not appear in the former. The images in Fig. 6, formed by ultrasound, XRT, and optically (after full etchback), and magnified by factor of about two, show the capability of these methods for imaging small voids.

An external force, hydrostatic or electric, can somewhat remedy the lack of local bond formation in an inferior wafer pair by forcing the opposing surfaces of a void into intimate contact at elevated temperatures (21, 25, 26), particularly when the void is located near the wafer edge and can vent entrapped gas.

Stengl et al. (17) introduced a promising concept of water jet cleaning of two wafers in close proximity, which does not require a clean-room environment and contributes to a dramatic reduction of voids.

### **Device Layer Formation**

The bonding process is followed by thinning of one of the wafers (the seed wafer) to an appropriate device film thickness. The diagram in Fig. 7 shows various thinning techniques utilized in SOI wafer formation. Two basic approaches have been used. The first is lapping (or grinding) and chemomechanical polishing, and the second, grinding followed by selective etchback (the, so-called, BESOI technique [bonding-and-etchback SOI]). The grinding is primarily a rather crude, time-saving step that can be used to remove all but the last several tens of micrometers of the seed wafer. The polish-back with no polish-stop thinning technique is an excellent choice for thick (>1 \mu m of Si) SOI applications such as bipolar analog circuits, BiCMOS, high-voltage, high-power, or micromechanical sensors. The etchback with double etchstop formed by B+ implant and epitaxy, or by double epitaxial layer (p++ epi and device epi), seems to be the best approach so far for thin-film (<0.5 of Si) SOI. A summary of the parameters for all the thinning techniques is given in Table I.

The polish-back process.—The standard polishing method is cheaper than the etchback technique but the thickness uniformity of the device layer is limited by the flatness and parallelism of the handle wafer (the SOI substrate).

A modified version of this thinning method employs a polish-stop layer consisting of a pattern made out of a slow




Fig. 6. A part of bonded 4 in. waters imaged with: (a) ultrasound, (b) XRT, and (c) optically (after full etchback of seed water). Magnification about 2×. Nane of the small voids imaged here can be seen with IR.




Fig. 7. Thinning techniques for SOI by wafer bonding

polishing material such as SiO<sub>2</sub> buried in the device wafer (28). It is mask-specific and more complex than the no-stop polishing, but can produce layers with much better thickness uniformity.

Another polishing technique has been proposed by Yamada et al. (29). Here, local polishing with a small-area tool was combined with thickness mapping in a computer feedback loop. This method seems to have the best potential to produce cheap, generic SOI wafers with highly uniform silicon films for CMOS as well as other, lessdemanding applications.

The etchback process.—After initial grinding, the remainder of the seed wafer is further thinned by chemical or electrochemical etching. A built-in etchstop is used to reduce the etch rate by several orders of magnitude. Figure 8 shows the structure of the seed wafer for various etchback techniques.

The selective chemical etchback thinning technique has two basic variants: a single or double etchstop. The first involves the selective removal of a p++ wafer with an HFbased etchant that leaves behind a low-doped epi device film. The etchant is usually a mixture of HF, HNO3, and CH<sub>3</sub>COOH in the ratio of 1:3:8 (the 1-3-8 etch) (30). The limited selectivity allowed by this technique results in only moderate silicon film thickness uniformity. Moreover, the etch requires electrochemical control of the oxidizer content to maintain its selectivity (18). The etch abruptly reduces its etch rate upon reaching highly resistive material and produces a passivation layer, a porous SiO<sub>x</sub> that can be




Fig. 8. Seed wafer structure for various etchback thinning techniques

as thick as 70 nm. This layer can be removed by a mixture of HF and an oxidizer such as HNO3, KMnO4, etc.

The double etchstop technique requires a buried p++ layer in a low-doped wafer. This structure can be created by implantation of boron alone, or an implant of boron followed by the growth of a low-doped epi film on the seed wafer before bonding (10). In the first case, a high-energy (>1 MeV) implant is required to obtain a device layer with an appropriate carrier concentration (<1e16 cm<sup>-3</sup>). We were also successful in utilizing a double-epi procedure (p++, p-) which simplifies the technology and avoids a certain amount of surface roughness related to the p++ implant damage. Two selective etches are used to remove the p- wafer and p++ buried layer, respectively. An ethylenediamine-pyrocatechol-water (EPW) etch (31) is used to remove most of the remainder of the low-doped seed wafer. A 1-3-8 etch removes the p++ layer. The combined selectivity of the etches is greater than 10,000:1. The final thickness uniformity in this as well as the single etchstop approach depends on the uniformity of the last etchstop

Table I. Summary of wafer thinning techniques for the wafer-bonding SOI, current best results

Method of thinning	Si thickness uniformity (µm)	Roughness	Process complexity	Comments	Reference
Polish-back 1. Regular	±0.2	Excellent	Low	Si thickness uniformity depends on	(27)
2. Small-area tool	±0.4	Excellent	Mod	handle wafer Si thickness uniformity is independent of handle wafer	(29)
3. Polish-stop	$\pm 0.02$	Excellent	High	Mask specific, complex	(28)
Etchback  Chemical  1. Single etchstop  a) p <sup>-</sup> epi on p <sup>+</sup> substrate  b) N <sub>2</sub> implant into p or  or n substrate	$\pm 0.03 \text{-} 0.07 \\ \pm 0.002$	Good ?	Low Low	Difficult etching Implant damage (?) High N <sub>2</sub> content	(5, 25) (32)
<ol> <li>Double etchstop</li> <li>B' implant + p' epi</li> <li>p'+ epi + p' epi</li> <li>B' implant at MeV</li> <li>Si-Ge epi + p' or n' epi</li> </ol>	$\begin{array}{l} \pm0.005 \\ \pm0.012 \\ \pm0.005 \\ \pm0.02^{a} \end{array}$	Very good Excellent Excellent ?	Mod Low Low	Etchpits ≤10 <sup>8</sup> /cm <sup>2</sup> Etchpits ≤3 × 10 <sup>2</sup> /cm <sup>2</sup> Expensive implant MBE growth, misfit dislocations	(This work) (This work) (Unpublished) (34)
Electrochemical  1. Biased p-n junction etchstop	$Good^b$	Poor	High	Complex preparation for biasing	(18)

plane distance from the original surface of the seed wafer, i.e., the top epi thickness and/or boron implant uniformity. The increased total selectivity of the etchback process, in conjunction with a very good epi deposition source, recently produced silicon film thickness uniformity with an average standard deviation  $\sigma = 12 \text{ nm}$  for double-epi SOI wafers, and  $\sigma = 4$  nm for the single-epi ones, across a 4 in.

A successful attempt to create a buried etchstop by N2 implantation (32) has been recently reported. A nitrogen dose of 4e16 cm<sup>-2</sup> implanted at 120 keV was found sufficient to significantly reduce the etch rate of the EPW etch. Annealing at high temperatures had little effect on the etch rates. A similar successful etch-stopping property of implanted carbon has been reported by Lehmann (33). It is not clear at this point what causes the etch-stopping action here. Neither the nitrogen nor the carbon implant provides the carrier concentration available in the activated boron etchstop implant. Nor is the concentration of the species high enough to form a continuous stoichiometric Si<sub>3</sub>N<sub>4</sub> or SiC layer that would dramatically alter the EPW etch rate. The quality of the Si films remains to be assessed. Substantial amount of implant damage and implanted speciesrelated precipitation is likely to be present in the film, and an extensive thermal treatment may be required to alleviate these deficiencies. However, the reported Si layer thickness variation of less than 2 nm across the nitrogenimplanted wafer is very impressive and certainly invites further investigation of this technique.

A molecular beam epitaxial (MBE) grown Si<sub>0.7</sub>Ge<sub>0.3</sub> layer has been investigated as an etchstop layer by Godby et al. (34). Low etch selectivity (17:1), the expense of the MBE process, and misfit dislocations (although mostly confined to the etchstop these may lead to an imprint of their pattern on the device layer after the etchback) are drawbacks associated with this technique.

An electrochemical etchback has been proposed where a reverse-biased p-n junction serves as an etchstop (18). The junction is created by an n-type epilayer deposited on a low-doped p substrate. KOH-based etch is used for the etchback. An elaborate wafer preparation scheme to provide bias through the SOI oxide, and a final orange-peel type of roughness, renders this technique less attractive than the others described above.

### **Bonded Wafer SOI Properties**

Structural properties.—SOI wafers produced by bonding and thinning have thermally grown insulating oxide and Si film-SiO<sub>2</sub> interfaces. There are no traces of a bond in the SOI oxide in fully processed wafers (10). Etch pit densities in the films produced by the etchback of single-epi + boron implant seed wafers were reported below 1000/cm<sup>2</sup> (10, 19). We have obtained counts below 300/cm<sup>2</sup> for the double-epi seed wafers. This suggests that the residual implant damage may not be the sole factor contributing to the defects as proposed earlier (10). The epi growth process is another likely source of some of the observed imperfections. There are no reports, to our knowledge, of defect densities in polish-back wafers, although one would expect them to be very low, comparable to the bulk wafers. No defects were observed in the Si films of BESOI wafers by cross-sectional transmission electron microscopy (TEM).

Silicon layer thickness uniformity, as mentioned above, varies from  $\pm 0.2 \,\mu m$  for the best generic polish-back wafers to about  $\pm 0.004 \,\mu m$  for the ones obtained through the double etchstop procedure. Wafer warpage was comparable to the source material ( $<15 \mu m$  bow in 4 in. wafer).

Roughness of the top surface of the silicon film in difficult to assess quantitatively for these fine surfaces, although it can be discriminated with the help of Nomarsky optical microscopy. The double-etchstop samples with a boron implant are slightly rougher than the ones with a double-epi structure. Those in turn are minimally less smooth than the polished surfaces. However, highresolution TEM observations could not distinguish among these surfaces.

Electrical properties.—The charge density at the bond Page 43 of 80 C was evaluated by a capacitance-voltage

Table II. Hall mobilities and carrier generation lifetimes in the wafer-bonding SOI films

Mobility (cm²/Vs)		Carrier		
Electrons	Holes	lifetime (µs)	Reference	
1096 (1160)	350 409 (420)	15-20 27	Maszara et al. (10) Lasky et al. (5) Spangler and Wise (35) Xu et al. (16) Xu et al. (16)	

Control bulk data in parentheses.

method (10) and was found to be about 1e11 cm<sup>-2</sup> and negative. Published values of generation lifetimes and carrier mobilities are comparable to bulk material and are listed in Table II. Metal-oxide-semiconductor field effect transistors (MOSFETs) made in bonded SOI had generally better subthreshold slopes and leakage currents than bulk devices. Channel carrier mobilities for SOI and bulk devices are comparable. Table III summarizes n- and p-MOS transistor parameters reported by several workers for bonded SOI materials. We measured a lateral diode ideality factor of n = 1.04 for a 90 nm thick Si film (10). Krull et al. (37) reported n = 1.15 for a 2 µm thick Si film. The high-temperature (=500°C) operation of ring oscillators has been achieved (10). As the above results indicate, the bonded SOI wafer technology produces top-quality devices, in many aspects surpassing other competing technologies. The excellent microscopic properties of the wafers extend beyond single transistors and simple circuits, as demonstrated by recently reported working 256k SRAMs fabricated in a 0.3 µm Si film on SOI substrate (11).

### Heterostructures by Wafer Bonding

Wafer bonding techniques can be used to form other semiconductor-on-insulator wafers, where a film of singlecrystal semiconductor is formed on a different substrate with an insulating layer between them. A variety of substrate-film combinations allow the use of two different semiconductor material side by side, e.g., InP and Si for optoelectronics with a silicon "brain." The substrate can also be utilized in a passive manner, e.g., a Si wafer providing a mechanical support for brittle GaAs, or a fused quartz substrate allowing optical access to the back of the silicon device layer for optical imaging applications. Successful bonding of GaAs to Si, InP to Si, Ge to Si, and Si to fused quartz, and subsequent thinning, has been demonstrated (39). In some cases, adhesion promoters such as reactively sputter-deposited SiO2 layers were used. The bonding was performed at temperatures low enough to avoid any failure due to the mismatch of thermal expansion coefficients, yet the bond strength was sufficient to survive the thinning process. The thinning process, augmented by the etching of a stress-relieving pattern, allowed the thermally mismatched films to withstand subsequent device processing temperatures. High electron mobility transistor (HEMT) devices fabricated on thinned GaAs and InP bonded to silicon show no deterioration of their electrical parameters in comparison with similar devices formed on bulk substrates (39).

### Conclusions

The wafer bonding technique offers a wide range of choices for the thicknesses of the silicon and insulating oxide films. Oxide thicknesses ranging from zero, for bulk silicon power devices, to full substrate thickness (i.e., a fused quartz wafer) for microwave and optoelectronic applications are available. Both silicon and oxide films retain the structural and electrical quality of bulk material and remain superior to that of other SOI materials. Si films can be as thin as 30 nm for fully depleted MOSFETs with high transient radiation hardness, high-temperature performances and high speed, and as thick as tens or hundreds of micrometers for high-power, high-voltage SOI circuits. Bonding without applied electrical or mechanical force ap-

Table III. MOS device parameters comparison for the wafer-bonding SOI and bulk silicon substrate

N-MOS		P-MOS			Silicon		
Mobility [cm²/Vs]	Subthreshold slope (mV/dec)	Leakage current (pA/µm)	Mobility [cm²/Vs]	Subthreshold slope (mV/dec)	Leakage current (pA/μm)	film thickness (µm)	References
640	140a	0.05				1.3	Spangler and Wise (35
	68	< 0.1		68	< 0.1	0.02 - 0.1	Maszara et al. (10)
451 (454) <sup>b</sup>	65 <sup>a</sup> (130) <sup>a</sup>	<0.001 (<0.001)	179	100ª	< 0.05	0.4	Lasky et al. (5) Lasky et al. (5)
590	118	1.0	300	90	0.2	0.5	Palkuti et al. (36)
(610)	(112)	(0.8)	(310)	(80)	(0.2)		Palkuti et al. (36)
451	• •		124	•		2.0	Krull et al. (37)
(468)			(151)				Krull et al. (37)
	70a	< 0.1				0.5	Gotou et al. (26)
753						0.18	Caviglia (38)

<sup>&</sup>lt;sup>a</sup> Evaluated from a plot.

ning are two-pronged. The no-stop polish-back is most promising for thick SOI films (>1 µm) and at this point is near commercialization by one of the major wafer suppliers (40). The etchback of wafers with double-epi layer seems to be the best candidates for thin SOI films ( $<0.5 \mu m$ ) for CMOS applications, at least until polishing with small-area tool matures.

Bonded SOI shows excellent electrical performance with film properties comparable to bulk material. All the processing steps lend themselves to automation and/or batch processing and are highly compatible with the bulk wafer production environment, particularly the polishback techniques.

Bonding techniques also bring the promise of expansion of the standard SOI structure into a broader spectrum of semiconducting and insulating materials combined on a single wafer.

### Acknowledgments

The author is very grateful to G. Goetz, J. B. McKitterick, and T. Caviglia for helpful discussions and other contributions to the work reported here, and to E. Austin, E. Dvorsky, G. Johnson, and J. Prince for technical assistance. Thanks are also expressed to B.-L. Jiang and G. Rozgonyi of NCSU for x-ray topography. J. Semmens of Sonoscan for ultrasonic imaging, S. Jacobson of WYCO Corporation for optical profilometry, and M. Thompson of Digital Instruments for AFM measurements.

Manuscript submitted Aug. 20, 1990; revised manuscript received Nov. 5, 1990. This was Paper 305 presented at the Montreal, Quebec, Canada, Meeting of the Society, May 6-11, 1990.

Allied Signal Aerospace Company assisted in meeting the publication costs of this article.

### REFERENCES

- 1. D. M. Kenney, U.S. Pat. 3,332,137 (1967).
- 2. G. Wallis and D. I. Pomerantz, J. Appl. Phys., 40, 3946
- T. R. Anthony, *ibid.*, **58**, 1240 (1985).
   R. C. Frye, J. E. Griffith, and Y. H. Wong, *This Journal*,
- 133, 1673 (1986).
   J. B. Lasky, S. R. Stiffler, F. R. White, and J. R. Abernathey, IEDM Tech. Dig., 684 (1985).
   J. B. Lasky, Appl. Phys. Lett., 48, 78 (1986).
   M. Shimbo, K. Furukawa, F. Fukuda, and K. Tanzawa,
- J. Appl. Phys., **60,** 2987 (1986).
- 8. K. Petersen, P. Barth, J. Poydock, J. Brown, J. Mallon,

- K. Petersen, P. Barth, J. Poydock, J. Brown, J. Mallon, and J. Bryzek, Solid State Sensor and Actuator Workshop, Tech. Dig., 144 (1988).
   H. Ohashi, J. Ohura, T. Tsukakoshi, and M. Simbo, IEDM Tech. Dig., 210 (1986).
   W. P. Maszara, G. Goetz, A. Caviglia, and J. B. McKitterick, J. Appl. Phys., 64, 4943 (1988).
   H. Gotou, A. Sekiyama, T. Seki, S. Nagai, N. Suzuki, M. Hayasaka, Y. Matsukawa, M. Miyazima, Y. Kobayashi, S. Enomoto, and K. Imaoka, IEDM Tech. Dig., 912 (1989). Dig., 912 (1989).
- 12. W. Maszara, G. Goetz, T. Caviglia, A. Cserhati, G. John-Page 44 of 86°n, and J. B. McKitterick, Mat. Res. Soc. Symp.

- Proc., 107, 489 (1988).
  13. J. A. E. Taylor, J. A. Hockey, and B. Pethica, Proc. Brit. Ceram. Soc., 5, 133 (1965).
  14. R. Steng, T. Tan, and U. Gosele, Jpn. J. Appl. Phys., 28, 120 (1986).
- 1735 (1989).
- 15. X.-L. Xu and Q.-Y. Tong, Electron. Lett., 25(6), 394 (1989).
- X.-L. Xu, J. Zhan, H. Shen, and Q.-Y. Tong, Extended Abstracts of the 20th Conference on Solid State De-
- vices and Materials, Tokyo, 197 (1988).

  17. R. Stengl, K.-Y. Ahn, and U. Gosele, *Jpn. J. Appl. Phys.*, **27**, L2364 (1988).
- J. Haisma, G. A. C. Spierings, U. K. P. Biermann, and J. A. Pals, *ibid.*, 28, 1426 (1989).
   C. Harendt, W. Appel, H.-G. Graf, B. Hofflinger, and E. Penteker, *This Journal*, 136, 3547 (1989).
   D. G. Habr, I. Lampert, and Schpeng, Proc. Mat. Res.
- P. O. Hahn, I. Lampert, and Schnegg, Proc. Mat. Res. Soc. Symp., 105 (1988).
   R. D. Black, E. L. Hall, N. Lewis, R. S. Gilmore, S. D. Arthur, and R. D. Lillquist, ibid., 107, 495 (1988).
- 22. S. Bengtsson and O. Engstrom, This Journal, 137, 2297
- V. Lehmann, U. Goesele, and K. Mitani, Solid-State Technol., 33, 91 (1990).
   G. Goetz, Private communication.
- Y. Arimoto, H. Gotou, K. Ueno, K. Imaoka, and M. Ozeki, 46th Annual Device Research Conference IEEE, Boulder, CO, June 1988.
- H. Gotou, Y. Arimoto, M. Ozeki, and K. Imaoka, Fu-jitsu Sci. Tech. J., 24, 408 (1988).
- 27. J. Haisma, T. M. Michielsen, and G. A. C. M. Spierings,
- Jpn. J. Appl. Phys., 28, L725 (1989).
   T. Matsushita, H. Satoh, M. Shimanoe, A. Nieda, A. Ogasawara, M. Yamagishi, and A. Yagi, 47th Annual Device Research Conference IEEE, Cambridge, MA, 1992. June 1989.
- 29. A. Yamada, O. Okabayashi, T. Nakamura, E. Kanda, and M. Kawashima, 5th International Workshop on Future Electron Devices—3D Integration, Miyagi-Zao, May-June 1988.
- 30. H. Muraoka, T. Ohhashi, and Y. Sumitomo, in "Semi-conductor Silicon 1973," H. R. Huff and R. R. Bur-gess, Editors, p. 327, The Electrochemical Society
- Softbound Proceedings Series, Princeton, NJ (1973). 31. N. F. Raley, Y. Sugiyama, and T. Van Duzer, *This Jour*nal, 131, 161 (1984)
- 32. A. Soderbarg, IEEE SOS/SOI Technology Conference, Stateline, NV, Oct. 1989.
- 33. V. Lehmann, Paper 306 presented at The Electrochemical Society Meeting, Montreal, Quebec, Canada, May 6-11, 1990.
- D. Godbey, H. Hughes, F. Kub, M. Twigg, L. Palkuti, P. Leonov, and J. Wang, IEEE SOS/SOI Technology Conference, Stateline, NV, Oct. 1989.
- 35. L. J. Spangler and K. D. Wise, IEEE Electron Dev. Lett., EDL-8, 137 (1987).
- 36. L. J. Palkuti, P. Ling, P. Leonov, H. Kawayoshi, R. Ormond, and J. Yuan, IEEE Trans. Nucl. Sci., 35, 1653 (1988).
- 37. W. A. Krull, J. F. Buller, G. V. Rouse, and R. D. Cherne, IEEE Circuits Devices Mag., p. 20, July 1987.
- 38. A. Caviglia, Unpublished. 39. G. Goetz and A. Fathimulla, IEEE SOS/SOI Technology Conference, Stateline, NV, Oct. 1989.
- 40. T. Abe, Private communication AMSUNG EXHIBIT 1014

<sup>&</sup>lt;sup>b</sup> Control bulk data in paretheses.

Journal of The Electrochemical Society

ŧ

jes.ecsdl.org

doi: 10.1149/1.2085575

J. Electrochem. Soc. 1991 volume 138, issue 1, 341-347



## Check for updates

# Silicon-On-Insulator by Wafer Bonding: A

W. P. Maszara

Review

- Author Affiliations

<sup>1</sup> Allied-Signal Aerospace Company, Columbia, Maryland 21045

### Abstract

Various approaches to wafer bonding technology are reviewed. Bonding kinetics are discussed as well as different mechanical and chemical thinning techniques. The structural and electrical qualities of state-of-the-art bonded SOI silicon films and devices built in them are detailed. Problems faced by this technology are evaluated.

Key Words

wafer bonding silicon-on-insulator isolation technology

mechanical properties

chemical analysis reviews

Manuscript received August 20, 1990. Revised manuscript received November 5, 1990.

© 1991 ECS - The Electrochemical Society

May be of interest

Fabrication of Thin Silicon PIN Detector Based on Wafer Bonding Technology

Grandes Brig & St. SCS

TENEDECEMENT

(Invited) SiGe BiCMOS
Heterogeneous Integration Using
Wafer Bonding Technologies
Waffrigg Westing Assured:

The Study of the Bonding Energy on Silicon-to-Glass Wafer Bonding
The Monthson of the Bonding

Direct Wafer Bonding of SiC-SiC at Room Temperature by SAB Method Frangiwen Mill of E.C. ECS Meeting Abstracts.

A STATE OF THE STA

Temporary Wafer Bonding and Debonding for 3D Integration Using an Electrochemically Active Polymer Adhesive

Hitherack ID Gaddy et al., EDS Journali of Goldd State Safemos and Sectionlogy

How to Prevent and Manage Vision Complications of Crohn's Disease

6 Reasons Why People Skip Their HIV Meds

75

Vitamin D May Cut Asthma Attacks

HBV Vaccine Can Prevent Non-Hodgkin Lymphoma in Adolescents

No Difference in Efficacy Between Ofatumumab and Rituximab in DLBCL

### Articles citing this article

High-Quality 150 mm InP-to-Silicon Epitaxial Transfer for Silicon Photonic Integrated Circuits

Electrochem. Solid-State Lett. 2009 12(4): H101-H104

»Abstract »Full Text » Full Text (PDF)

### **EXHIBIT E**

### INTERCHIP VIA TECHNOLOGY-THREE DIMENSIONAL METALLIZATION FOR VERTICALLY INTEGRATED CIRCUITS

E. Bertagnolli, D. Bollmann, R. Braun, R. Buchner, \*M. Engelhardt, T. Graßl, K. Hieber, G. Kawala, \*M. Kleiner, A. Klumpp, \*S. Kühn, C. Landesberger, \*W. Pamler, R. Popp, P. Ramm, \*E. Renner, G. Ruhl, \*A. Sänger, \*U. Scheler, \*C. Schmidt, \*S. Schwarzl, J. Weber

Fraunhofer Institute for Solid State Technology, Hansastr. 27d, D-80686 München, Germany

\*Siemens AG, Corporate Technology, Microelectronics, Otto-Hahn-Ring 6, D-81739 München, Germany

### **ABSTRACT**

The mainstream planar technology is marked by physical and technological limitations, which have a severe impact on system characteristics. The performance, the multifunctionality and the reliability of microelectronic systems will be mainly limited by the wiring between the ICs and subsystems. The "on-chip" wiring also leads to a critical performance bottleneck for future IC generations which can be solved only temporarily by the introduction of additional metallization layers and innovative materials (copper, low-E-dielectrics). 3D IC fabrication creates a basis to overcome these drawbacks and to pave the way for system approaches of an entirely new quality. We realized a three dimensional metallization for Vertically Integrated Circuits (VIC) using a newly developed technology that allows stacking and vertical interchip wiring of completely processed and electrically tested wafers using available microelectronic processes. Wafers are stacked by an aligned bonding process. Vertical electrical connections are formed between the uppermost metal levels of the bonded wafers by fabrication and metall refill of high aspect ratio interchip vias. This interchip via (ICV) concept allows the formation of multiple wafer stacks using CMOS compatible materials and process steps exclusively and avoids wafer back processes. The potential of the ICV technology is the realization of some 100 000 vertical interconnects per cm<sup>2</sup> with 1-4 µm<sup>2</sup> interchip vias, arbitrarily selectable.

### INTRODUCTION

The Vertically Integrated Circuits technology was developed [1, 2] to provide an IC stacking technology for the realization of micro-electronic systems with new or highly improved features. Such systems can now be realized with IC stacking technologies utilizing arbitrarily selectable vertical interconnections (Fig. 1). VICs consisting of different ICs such as ASICs, memories, sensors etc. exhibit a new class of multi-

Electrochemical Society Proceedings Volume 97-36

509

functionality allowing highly parallel signal processing due to a large number of vertical contacts, high performance gain and high spacial packing density. Low power dissipation resulting from short interconnects and both high electrical and mechanical reliability are further advantages of this stacking technique. The key applications of VICs are those where realtime image and signal processing are required e. g. traffic safety, navigation systems and automation. Ultra compact systems as required for medical applications and micro-systems for in-situ control of processes and engines are further candidates to be realized with VIC technology. In contrast to 3D integration approaches e.g. proposed by Y. Hayashi et al [3, 4], VIC technology requires only front side processing of wafers. All of the necessary processes are fully compatible to the requirements of a CMOS line.




Fig. 1: Combination of different Planar IC Technologies to a Vertically Integrated Circuit. Every planar technology can be optimized to reach maximum yield.

### RESULTS AND DISCUSSION

### The Interchip Via - Concept

We developed the CMOS-compatible interchip via concept that is based on the optically adjusted bonding of a thinned top wafer to a bottom wafer with an organic glue layer in between. The vertical wiring between the uppermost metallization levels of both wafers is accomplished by following steps: The topography of both top- and bottom wafer is planarized by a combination of CVD of oxide and chemical mechanical polishing (CMP). The interchip vias are prefabricated on the top wafer by highly anisotropic plasma etching processes and lead through all intermetal dielectrics (IMD) into the silicon substrate. The etch depth in silicon is typically 10µm. After thinning the topwafer from the backside to a thickness smaller than the etch depth the vias are opened and can be used as alignment marks at the backside (Fig. 2). After bonding the top wafer onto the polyimid layer of the bottom wafer the cleaned via is used as etch mask for opening the polyimid and subsequent planarisation and passivation layer of the bottom wafer. Filling the vias with tungsten plugs and processing the interconnects between the vertical wiring and the contact pads of the top wafer finishes the processing sequences of the VIC concept (Fig. 3).




Fig. 2: Optical alignment of the thinned top- to bottom wafer using opened vias

Electrochemical Society Proceedings Volume 97-36

pigitized by "GLO O gr. 2




Fig. 3: Interchip via (ICV) concept for Vertically Integrated Circuits

### Trench Etch

For the silicon trench etching and subsequent plasma etching processes, the top wafer requires the deposition of a hard mask bilayer consisting of PVD-TiN and PECVD-SiO<sub>2</sub>. The entire thickness of the hard mask, the planarizing oxide, the passivation films and the IMD of a 3-level metallization is typically 6.5 μm. A single step process (CHF<sub>3</sub>, CF<sub>4</sub>, Ar) was developed for the SiO<sub>2</sub> trench etching without any lateral etching of the individual layers or boundaries [5]. Since the via cleaning requires an HF dip (refer to trench etching), a spacer technique is employed after the resist stripping to protect the BPSG layer of the IMD from etch attack (Spacer 1). This, in turn, prevents the formation of cavities, when the interchip vias are filled (metallization). For the generation of the spacer, an O<sub>3</sub>/TEOS oxide deposition at a wafer temperature of around 400°C has been developed [6]. Even at the high aspect ratios encountered here in the SiO<sub>2</sub> trench, it results in an edge coverage of almost 100%. A spacer etching marked by a high intrinsic anisotropy creates an SiO<sub>2</sub> case in the trench. The subsequent Si trench etching (HBr, NF<sub>3</sub>, He/O<sub>2</sub>) uses the uppermost PECVD-oxide layer as hardmask and results in typically 10 μm deep vias into the substrate [5] as can be seen in figure 4.




Fig. 4: High aspect ratio ICVs obtained by dielectric trench and subsequent silicon trench etching

### **Thinning**

The thinning of the top wafer from its back surface is done in three steps: After grinding to a remaining thickness of typically 300µm, the top wafer is adhesively connected to a dummy substrate (handling wafer) for mechanical stabilization. Highly uniform wafer thinning is then achieved by a combination of wet chemical spin etching and chemical mechanical polishing (CMP) that opens the interchip vias from the rear.

### Polyimide bonding

The frontside of the bottom wafer is spin coated with polyimide as glue layer (thickness 2 µm). We chose polyimide as intermediate layer for different reasons: It is a CMOS-compatible organic material that can be bought in microelectronic quality. The chosen polyimide is stable up to 500°C and can tolerate particles easier than an inorganic layer as SiO<sub>2</sub>, that is often used for high temperature bonding (silicon fusion bonding). We achieved stable bonding by the following process sequence: The polyimide is spun on the bottom wafer and cured at 380°C. The surface of the polyimide layer is activated in an RF-plasma using water as atmosphere. The surface is hydrophilic after this procedure. The polished back of the top wafer is hydrophobic after CMP. This latter surface is therefore treated with a plasma discharge and additionally with a primer to have a proper bonding between polyimide and silicon surface of the top wafer. Figure 5 shows the results of a proper pretreatment sequence to get the best bonding results. We tested the mechanical stability of the bonded polyimide interface by tearing bonded chips apart. With the appropriate sequence the location of failure is not the bonded interface but the ceramics or the silicon chips itself. Figure 6 shows the model of the chemical state of a polyimid and silicon surface prior to bonding, after the treatment with water plasma, chlorine plasma and primer molecules.

Electrochemical Society Proceedings Volume 97-36

Digitized by Google




Fig. 5: Results and experimental setup for measuring the stability of bonded polyimide interfaces. The bonded wafer is sawed to single chips. Every chip is mounted to a ceramics plate and a metal stamp by an adhesive layer (c)). The maximum amount of tearing force is documented and the location of failure is analysed. As can be seen in picture a) the location of failure concentrates to the polyimide interface when the pretreatment is not successful. Only with the combination of polyimide and silicon wafer surface treatment including the application of primer molecules succeeds in stable polyimide bonds (fig. b)). The maximum amount of tearing force reaches up to 2000 kp/ cm².

The lithographic levels of the top and the bottom wafers are carefully adjusted to each other (misalignment  $\leq 1 \mu m$ ) using a flip-chip bonder with split beam optics (Fig. 2). After the wafer bonding at 400°C, the handling wafer is removed leaving the actual wafer stack that can be reprocessed as a standard silicon wafer. Specific cleaning processes have to be applied in order to remove the adhesive layer in a residue free way.




Fig. 6: Model of the chemical state of a polyimide and silicon surface prior to bonding, after the treatment with water plasma, chlorine plasma and primer molecules.

### Interchip via formation

For interchip via formation, the uppermost metal level of the bottom wafer is exposed by anisotropic plasma etching of the polyimide and the passivation layers. This dielectric etching process uses the TiN layer of the top wafer as hardmask. For lateral electrical via isolation, a dielectric spacer technique is applied involving highly conformal CVD of O3/TEOS-oxide (Spacer 2). The interchip vias are metallized by refilling with highly conformal CVD of TiN/W bilayer (25nm/900nm). A subsequent W etch back process is applied for W plug formation.

The lateral electrical connection of the metallized interchip via with the uppermost metal level of the top wafer was realized by opening contact windows on the top wafer followed by a standard TiN/AlSiCu metallization resulting in a 3D metallization of the wafer stack. According to standard IC technologies, the VIC wafer is finally passivated and the bond pads are opened. Fig. 3 shows the schematic cross section of the fully processed VIC.

The requirements on the metallization processes include the void-free filling of vias with extreme aspect ratios in the range of 5 to 10. Due to the underlying aluminum metallization, the interchip via metallization process temperatures have to be kept below

Electrochemical Society Proceedings Volume 97-36

Digitized by Google

450°C. Therefore, we chose a metallization scheme based on CVD processes. In this scheme we use CVD-tungsten plugs with a CVD-titanium nitride glue layer and PVD-aluminum interconnects.

In order to deposit TiN films with a good step coverage at high aspect ratios, we used a CVD process by the thermal decomposition of the metalorganic precursor TDMAT (Ti[N(CH<sub>3</sub>)<sub>2</sub>]<sub>4</sub>) reactor [7]. The process developed allows the deposition of films with an excellent step coverage at a wafer temperature of 390°C. Due to the deposition mechanism, the films contain about 25 at% carbon as incorporated hydrocarbons leading to a relatively high electrical resistivity [8]. Films measured after contact to air show a specific resistivity of about 4500 µWcm. Without air exposure the resistivity is significantly lower. Thus this resistivity increase due to oxidation was avoided by in situ processing using TiN- and W-CVD process chambers mounted on the same mainframe. In this setup, the titanium nitride film is kept under vacuum prior to tungsten deposition. The amorphous microstructure of the films yields good barrier performance [9] which allows the use of films with thicknesses down to 20 nm. In the case of interchip vias, the contact is formed on the TiN capping layer of the bottom wafer's topmost metal level after passivation opening.

In order to use standard CMOS metallization processes we chose tungsten CVD for the interchip via fill. However, standard W-CVD processes show insufficient step coverages to fill our extreme aspect ratios void free with metal. Thus we modified a standard process to meet our demands [10]. The process is based on the thermal reduction of WF6 by H2 at wafer temperatures below 450°C. The reaction has to be operated in the surface activated regime to achieve adequate step coverage. The key parameters for the selection of this process regime are a sufficiently high WF6 flow rate and a sufficiently low substrate temperature. Prior to the main deposition, a nucleation layer must be grown in order to promote film growth on the TiN glue layer. Although only a few tens of nm in thickness, this layer needs to show a sufficiently high step coverage as well. Otherwise, the nucleation layer would be too thin in the bottom region of the interchip via, and the growth of the main layer would be delayed there resulting in a keyhole in the W plug. In conventional via fill applications, the nucleation layer is formed by reduction of WF6 with an SiH4/H2 mixture. In contrast to the main deposition, the WF6 flow rate must be kept low to avoid WF6 attack of the contact in case of a diffusion barrier failure. A distinct improvement of the step coverage for our process was found by omitting H2 from the reaction gas mixture. The resulting films show properties comparable to those for standard via fill applications as they have a specific resistivity of 10 µWcm and a tensile stress of 1 GPa. Fig. 7 shows the SEM cross section of a VIC wafer stack after W plug formation.

516




Fig. 7: SEM test structure showing an array of ICVs after via metallization and W etch back. The W-plug at the left side has no contact to the bottom wafer metallization due to a local defect.

### Electrical and thermal measurements

We performed measurements of electrical conductivities on test structures of interchip vias. The contact resistances obtained and the theoretically calculated values versus the diameter of ICVs with square areas are shown in Fig. 9. The interchip vias were filled with a 200 nm  $O_3/TEOS-SiO_2$  spacer, 25 nm MOCVD-TiN and 900 nm CVD-W. The theoretical values for the contact resistance are calculated with specific resistivities of 3000  $\mu\Omega$ cm and 10  $\mu\Omega$ cm for TiN and W respectively. The obtained contact resistances for the 14  $\mu$ m deep interchip vias were, e. g. 2  $\Omega$  for 2x2  $\mu$ m<sup>2</sup> and 4  $\Omega$  for 1.4x1.4  $\mu$ m<sup>2</sup>.

A theoretical and practical thermal analysis was conducted to investigate possible limitations for VIC applications [11]. Fig. 10 shows the permissible range of the power density generated on individual chip layers as a function of the number of chip layers in the stack. The permissible maximum temperature rise of the VIC over ambient is 50°C and the chip is housed in a high performance PGA package. The temperature difference inside the VIC was accounted for on the basis of a 1-D thermal model and experimentally determined thermal parameters of VICs. It is found that the permissible power density per chip layer decreases only slightly more than proportional with the number of chiplayers, since the thermal resistance inside the VIC is small in comparison with that of the package. Fig. 10 shows that the maximum permissible power density per chip layer is 12 W/cm² in case of 2 chip layers and 1.5 W/cm² for 15 chip layers. Our investigations show that, from the thermal point of view, the Vertical Integration of Circuits can be employed for a wide range of applications.

Electrochemical Society Proceedings Volume 97-36

517

### ICV Resistance




Fig. 8: Contact resistance versus interchip diameter of a VIC-stack (measured and theoretically calculated). The interchip vias are 14 µm deep and filled with CVD-plugs (200 nm SiO<sub>2</sub> spacers, 25 nm MOCVD-TiN).

### CONCLUSION

A CMOS-compatible process technology for the realization of Vertically Integrated Circuits was developed. The three dimensional metallization technique results in low ohmic contact resistances comparable to conventional multivevel metallization. In conclusion, we have developed a new 3D integration technology which is attractive for a great variety of applications.

This report is based on a project which has been supported by the German Bundesministerium für Bildung, Wissenschaft, Forschung und Technologie under support-no, 01M 2926 B/C/D/E. For the content, the authors alone are responsible.

Electrochemical Society Proceedings Volume 97-36




Fig. 9: Range of permissible power density as a function of the number of chip layers in the VIC stack. ΔT is the maximum permissible temperature increase of the top chiplayer against ambient. A<sub>vic</sub> is the area of the vertical integrated circuit.

### REFERENCES

- [1] P. Ramm, R. Buchner, Method of Making a Three-Dimensional Integrated Circuit, U.S. Patent 5,563,084 (1995)
- [2] E. Bertagnolli, H. Klose, P4400985.2 German Patent
- [3] Y. Hayashi, S. Wada, K. Kajiyana, K. Oyama, R. Koh, S. Takahashi, T. Kunio, Symp. VLSI Tech. Dig. (1990) 95
- [4] S. Takahashi, T. Onodera, Y. Hayashi, T. Kunio, 1995 Symp. on VLSI Tech. Dig., p. 135
- [5] M. Engelhardt, Proc. 12th Int. Symp. on Plasma Chemistry (ISPC-12) (1995) 557
- [6] T. Grassl, P. Ramm, M. Engelhardt, Z. Gabric, O. Spindler, Proc. 1st Dielectrics for VLSI/ULSI Multilevel Interconnection Conference (DUMIC) (1995) 251
- [7] R. Fix, R. Gordon, D. Hofman, Chem. Mater. 2 (1990) 235

Electrochemical Society Proceedings Volume 97-36

519

- [8] G. Ruhl, M. Knizova, R. Rehmet, R. Merica, S. Veprek, Chem. Mat. Vol. 8 (1996) 2712
- [9] A. Intemann, H. Körner, F. Koch, J. Electrochem. Soc. 140 (1993) 3215
- [10] G. Ruhl, B. Fröschle, P. Ramm, A. Internann, W. Pamler, Appl. Surf. Sci. 91 (1995)382
- [11] M. Kleiner, S. Kühn, P. Ramm, and W. Weber, IEDM Tech. Digest (1995) 487

Electrochemical Society Proceedings Volume 97-36

520

**EXHIBIT F** 



### SOP — RIGHTS AND PERMISSIONS

(as of 3-1-10)

### I-a. Permission Requests

Please review the ECS website for background on permission requests: <a href="http://ecsdl.org/site/ecs/copyright.xhtml">http://ecsdl.org/site/ecs/copyright.xhtml</a>. This page tells requestors what information we will require, and what you should look for when a request comes in.

- 1. Requests for permission to reproduce material published by ECS are received by the office by mail, fax, or e-mail.
- 2. Each request will contain a citation of the material to be used; generally the title of the work, the authors, the publication title, volume and issue numbers, the starting page number, and the year published.
- 3. The request must also contain a reference of what they wish to reproduce, whether it be one or more figures, text excerpts, or an entire article.
- 4. The request should tell us how the material is being re-used. In particular, if the request is for permission to reproduce an entire paper, we also need to know the following:
  - a. If it's for a thesis, we will give permission without charge, provided the requestor obtains permission of the other authors.
  - b. If it's for use by an organization, we need to know if the organization is (profit or non-profit), how the material will be distributed, and whether or not the organization plans to sell it. There may be a fee associated with such use.
  - c. If it's to be submitted to another publication, we might hold on the permission until it has been published (or released) by us.
- 5. Using the request form, go into either the Digital Library or the conference room library and look up the material that the requestor wants to use, making sure that the citation is correct. If anything was listed incorrectly, neatly correct it on the request form. In non-repro blue pencil, write "ok" next to each verified citation.
- 6. See Section II. (Fees) below to see what other verification might be required.
- 7. Put the form in the Permission Requests folder in Annie's inbox.
- 8. Annie will sign the forms and return them to you.
- 9. Once approved and signed, send the permission request back to the requestor, either by fax or email. Be sure that if the permission is more than one page long, that you return all pages. Sometimes the request lists the figures to be used on a separate piece of paper. That page needs to be initialed by us and returned to the author along with the actual signature page. If you have to mail the permission, be sure to make a copy of it for the folder.
- 10. If the requestor did <u>not</u> use the form we provide on our website, send the "ATTENTION: Authors and Publishers: How to Request Permission to Reproduce ECS Content" memo (see attachment) to them along with the permission. The memo asks that, in the future, they use the form on our site. The processing will go much faster.
- 11. File all the fulfilled permissions with the most recent permission at the back of its folder. Because we get so many requests, please remove all paper clips and staple all the pages of the request together. There is a folder for every year, and the folders are kept for seven full years.

### II. Fees for Reproducing ECS Material

- 1. If less than 1/6 of a paper is requested, permission is granted without fee.
- 2. Request by an author to publish in another journal, in thesis, etc., there is no fee.
- 3. Request by an employer to reproduce an employee's paper
  - a. Verify that that was the employer at the time the paper was written.
  - b. If the reprint is distributed for free, there is no charge to the requestor.
- 4. Request by an individual or organization to make reprints of a full paper
  - a. The requestor must obtain author's written permission and provide proof to ECS.
  - b. Must advise ECS of number of reprints to be made.
  - c. Must advise if organization is for-profit or not-for- profit.
  - d. Must advise if reprints are to be distributed for free or for charge.
  - e. Once all the above has been established, and if a fee is required, obtain consent of the organization and ask Accounting to prepare an invoice.
- 5. Requests for one-time photocopies these requests are usually handled by the Copyright Clearance Center.

### Fees:

As of Dec. 20, 2011, suggested new fee schedule (email sent to Mary on 12/20/11) (I think Mary approved this schedule):

Copies	Fee
1-100	\$300
101-500	\$500
501-1000	\$800
>1000	\$1500

### **III. Granting Permission**

- 1. If the requestor did not use the form on our website, we use template "tags" that we add to the bottom of each request (see Attachment 2). There is one "tag" for thesis requests, and one "tag" used for almost all others. Place it at the bottom of the original request and then make a photocopy of the two pieces together. Try not to cover any of the information on the original request. If the photocopy of the two pieces captures everything, you can throw away the original document. The permission tags tell the requestor what credit we require.
- 2. If the request is a form from another publisher or other source, be sure the check the language on it. If there are any clauses or phrases that say the publisher will "warrant", "indemnify", "hold harmless", or similar language, this must be stricken from the form, and initialed. ECS will never offer any warranties, etc.
- 3. If the request is to submit a PV or ECST paper to another publication, permission should not be granted until the paper has been published by ECS, thus establishing the date of first publication, and providing the author with the official ECS citation.

On July 1, 2015, the following request was received:

Dear mrs. Goedkoop,

I hope you are the right person to approach with following (if not please forward to the right person,

thanks).

I work for a Dutch startup company involved in the development of so-called HBr flow batteries. For our website, I would like to use a graph from the publication "Journal of The Electrochemical Society, 159 (11) A1806-A1815 (2012)".

Can you allow me to use this graph, with the purpose of explaining the fundamental working principles of HBr flow batteries?

We could add "Picture courtesy of Journal of Electrochemical Society", or a different wording per your preference.

I look forward to hearing from you soonest.

Guido Dalessi

Chief Business Development Officer

Elestor BV Utrechtseweg 310-H40, 6812 AR Arnhem, NL +31 (0)6 53729759

As per Mary, we can grant permission as requested, without a fee, provided the author obtain permission from the corresponding author and copy us when that permission is received. (Mary noted that the corresponding author has the responsibility to communicate with the other authors.) Here's what was written to the requestor:

ECS is willing to grant permission for use of the figure, however, because it will be used in a commercial way and not in a scholarly publication, you need to obtain permission from the corresponding author of the paper. ECS will need to see that you have gotten permission from the author in order to grant permission.

### Requests to fill out permission forms from other publishers:

Occassionally we have someone write to us to say that the other publisher wants ECS to fill out their permission form after we have already granted permission to use ECS copyrighted material using the ECS form. We should not have to do this. I (Annie) called ACS about this on Aug. 31, 2016 and was assured that they did NOT need ECS to fill out their permission form. See email exchange on Aug. 31, 2016, subject "Request for Permission to Reproduce." See also the email exchange with IOP on Oct. 12, 2016 that says ECS does not have to fill out the IOP permission request form.

### IV. Requests for First Available Information

We will receive calls asking us to supply a date for when an article, issue, and/or book was published or first made available to the public. These requests are made because a lawyer or author is working on a patent filing or lawsuit; so the information supplied must be accurate. Typically, these requests need to be processed right away.

- 1. All requests MUST be made in writing. They may be received by fax or e-mail.
- 2. Inform the requestor that there is a \$150.00 fee [price increased from \$75 to \$150 as of 10/7/2013] for each item for which first available information is requested. (For example, one request might want information about a Meeting Abstract (MA), an ECS Transactions (ECST) paper, and a JES article. Each item would be charged the \$150.00 fee. We might make some exceptions.) The only time we do not charge the requestor is if the requestor is the author of the item. Typically the requestor will give us a credit card number. Give the card number, the amount to be charged to Karen; and she will create an invoice and process the fee. We do not have to wait for the fee to be paid; however, we do ask that requestor agree (in writing) to the fee.
- 3. We do waive the fee for U.S. gov't. We also waive it for any official government patent offices. For example, we often (or used to) get requests from the European Patent Office and we don't charge them. BTW, it isn't connected to copyright, it's just a courtesy we extend to our government and to official patent offices in general.
- 4. We look up the first available information in the following ways.
  - a. JES: For content prior to mid-2001, you need to look at the copyright certificate that is kept in the basement safe. For content after mid-2001, the information is found on each article, online in the Digital Library. [Beginning with the July issue (no. 7) of the 2001 volume (vol. 148), papers were published online first and the online publication date was added to the PDF version of each paper.]
  - b. ESL: All information is found on the individual article, online in the Digital Library.
  - c. ECST: Beth Anne will provide the information.
  - d. PVs: Look at inside covers.
  - e. MA: See the binder for the information.
- 5. Make a copy of the copyright certificate, the first page of the article (if the date is found online), or a copy of the e-mail from Annie or John.
- 6. Once the first available date is established, give the request and the copy of the information to Annie.
- 7. Annie will prepare a letter and fax or e-mail it to the requestor. An e-mail message alone may suffice if the requestor is also the author of the material.
- 8. A copy of the request is kept in a folder, by year. The folders are kept for seven full years.

### Here are sample letters:

Dear Ms. Pearman:

Regarding the requested reference – *High Purity Silicon IV*, C. L. Clayes, P. Rai-Choudhury, P. Stallhofer, J. E. Maurits, Eds., PV 1996-13, The Electrochemical Society Proceedings Volume Series (1996) – this issue first became available to the public on September 5, 1996.

This information is accurate to the best of our knowledge and The Electrochemical Society accepts no liability resulting from the use of this information.

Dear Mr. Ohba:

The Meeting Abstracts from the PRiME 2008 Joint International Meeting, 214th Meeting of The Electrochemical Society, October 12-17, 2008, Honolulu, Hawaii, were first made available to the public in electronic format on July 18,

2008. The abstracts were part of the Online Technical Program that was posted to the ECS website at the following URL: http://www.electrochem.org/meetings/biannual/214/214.htm. This includes the following abstract:

Y. Ohba, Y. Ando, S. Sugimoto, K. Sugihara, Abstract 493, The Electrochemical Society Meeting Abstracts, Vol. 2008-02, Honolulu, HI, Oct 12-17, 2008.

This information is accurate to the best of our knowledge and The Electrochemical Society accepts no liability resulting from the use of this information.

Dear Ms. Chen:

Below are the dates the requested references were first made available to the public:

Q. Chen, X. Lin, C. Valvede, V. Paneccasio, R. Hurtubise, P. Ye, E. Kudrak, and J. Abys, *ECS Transactions*, Vol. 6, Issue 8, pp. 179-184 (2007), was first made available to the public on September 28, 2007.

The Meeting Abstracts from the 211th ECS Meeting, May 6-10, 2007, Chicago, Illinois, were first made available to the public online in electronic format on January 26, 2007. This includes the abstract for the above mentioned article.

This information is accurate to the best of our knowledge and The Electrochemical Society accepts no liability resulting from the use of this information.

According to Kathy MacDonald at Cummings, when an issue is printed and bound, they mail it out and ship out the copies and immediately close the ticket. It is the date that the ticket is closed that is sent to the Library of Congress to use as the first available date. It's best to check with Cummings for the date if we have not received any notification yet from the LOC.

### V. Requests for Figures

When someone requests the actual figure in higher resolution than what is available from the downloaded PDF, tell them that it is not standard practice for ECS to supply original figures. We recommend that they print out the figure and then scan it at a high resolution themselves. Here's what to say:

Dear I	Or,
--------	-----

ECS does not supply original figures as part of the permission process. We recommend that you print the figure from the PDF and then scan it at the desired resolution to meet the standard of the publication in which the figure will be reproduced.

### Requests for Permission for Summer Fellowship Reports

as per MEY, email 8/31/15:

Given the summer fellowship reports are only 1-2 pages, the author would have to substantially add to the report to be acceptable as a journal paper for us. If submitting to us, the author should reference the Interface article. If the author wishes to submit to another journal, he/she should ask permission of ECS, because what he/she submits could be, say 80% of what was published in Interface. We would allow it, with proper attribution; however it's likely that the other journal will not accept it. And the author, upon submitting to another journal, should indicate that the material (and how much) was published elsewhere.

. I assume the author will have to allow ECS to publish the report before the journal article can be published. That is my understanding of our transfer of copyright form. Do you agree?

Correct

### Requests for Permission for posting a Meeting Presentation (PowerPoint) on the Presenter's Organization's Website

As per email exchange 9-1-2015:

AFG: Does ECS hold the copyright to the presentations given at ECS meetings? I understand we hold the copyrights to the meeting abstracts and ECST papers, but I'm not sure about the actual presentations. See below and attached. I can't find anything that addresses this on our website or in the meeting programs. Can you let me know? MEY: They are essentially one and the same, so go ahead and give permission. We should also review the MA transfer of copyright.



the society for solid-stat and electrochemical science and technology

### The Electrochemical Society

65 South Main Street Building D Pennington, New Jersey 08534–2839 USA

tel 609 737 1902 fax 609 737 2743 www.electrochem.org

### **ATTENTION: Authors and Publishers**

### How to Request Permission to Reproduce ECS Content

The Electrochemical Society (ECS) has posted to its website information about requesting permission to reproduce material from ECS publications.

ECS prefers to receive requests by e-mail (<u>copyright@electrochem.org</u>); however, please read the directions on the ECS website before submitting your request. In many cases, authors do not need to request permission to reproduce their own material, but must take care that they give the correct citation for the work. Please visit the website for more information. If you prefer to send your request by fax or post, you may print out a standard form, which is found on the ECS website. For future reference, you may wish to bookmark one of the following:

ECS home page: <u>www.electrochem.org</u> — click on the link in the left-hand column, "Copyright Requests."

Copyright and permissions main page: http://www.electrochem.org/dl/support/copyright\_perm.htm

The Electrochemical Society (ECS) is a not-for-profit, scientific society, and we appreciate the contributions of our authors. We hope these Web pages will help make the requesting process easier.

June 2007

Regarding monographs that may be copyrighted by Wiley, as per MEY, 9/5/10: The copyright holder is Wiley until the book goes out of print. Ex: the older editions of Uhlig's Corrosion Handbook were by Uhlig and are out of print, and that copyright belongs to ECS. The Revie edition is still in print and copyright is held by Wiley.

Permissions may be granted to allow Meeting Abstracts to be included in an Institutional Repository. Either the author version or the ECS version may be used.

### For IMLB 2010

ECS grants permission to authors of *ECS Transactions* paper to submit their papers to any primary, peer-reviewed scholarly publication, including the *Journal of Power Sources*. ECST provides rapid publication of the papers from the IMLB meeting, ensuring that authors can share their work as quickly as possible, but still permitting them to submit their work to a peer-reviewed journal. ECST papers serve as the proceedings from the meeting, and ECST is thus considered a secondary publication. Papers are reviewed to ensure that they meet scientific standards, but the publication is not considered a peer-reviewed journal. When submitting an ECST paper to another publication, authors should inform the publisher that the paper was published in ECST, a proceedings publication.

permission of the other indivi	ade the above-referenced paper in your thesis, provided that you obtain idual authors. In the thesis, please acknowledge the authors and the citation words: "Reproduced by permission of ECS — The Electrochemical
Date	Annie Goedkoop, ECS Director of Publications Production
permission of the other indivi	nde the above-referenced papers in your thesis, provided that you obtain idual authors. In the thesis, please acknowledge the authors and the citation words: "Reproduced by permission of ECS — The Electrochemical
Date	Annie Goedkoop, ECS Director of Publications Production
	oduce the above-referenced material. Please acknowledge the author(s) and al material, and include the words: "Reproduced by permission of ECS —."
Date	Annie Goedkoop, ECS Director of Publications Production

modification, including the ECS- notices are not removed and prov commercial way outside of author	ication by ECS, to use all or part of the Article without revision or formatted version, on the author's website; provided that the copyright yided that copies are not offered for sale and are not distributed in a pr's employing institution. Please acknowledge the author(s) and laterial, and include the words: "Reproduced by permission of ECS—
Date	Annie Goedkoop, ECS Director of Publications Production
Permission is granted to reproduce Please acknowledge the author(s) original material, and include the "Reproduced by permission of Education and Produced By Permission By Pe	and publication title of the
Annie Goedkoop, ECS Director o	of Publications Production Date
provided that copies are not offer acknowledge the author(s) and pu	r part of the above referenced material on the above referenced website; red for sale and are not distributed in a commercial way. Please ablication title of the original material, and include the words:  CS — The Electrochemical Society."
Date	Annie Goedkoop, ECS Director of Publications Production
$\varepsilon$	he above-referenced material to another publication. Please give the the original material, and acknowledge The Electrochemical Society as presented.
Date	Annie Goedkoop, ECS Director of Publications Production

$\mathcal{Q}$	nit the above-referenced material to another publication. Please give the e of the original material, and acknowledge that this material originally s.
Date	Annie Goedkoop, ECS Director of Publications Production
obtained from all of the indiv	ide the above-referenced paper in a dissertation, provided that permission is idual authors. In the dissertation, please acknowledge the authors and the ude the words: "Reproduced by permission of ECS — The
Date	Annie Goedkoop, ECS Director of Publications Production

modification, including the E and provided that copies are author's employing institution	bublication by ECS, to use all or part of the Article without revision or ECS-formatted version, provided that the copyright notices are not removed not offered for sale and are not distributed in a commercial way outside of m. Please acknowledge the author(s) and publication title of the original rds: "Reproduced by permission of ECS — The Electrochemical Society."
Date	Annie Goedkoop, ECS Director of Publications Production
provided that the copyright n are not distributed in a comm	all or part of the above referenced material on the above referenced website; otices are not removed and provided that copies are not offered for sale and hercial way. Please acknowledge the author(s) and publication title of the e the words: "Reproduced by permission of ECS — The Electrochemical
Date	Annie Goedkoop, ECS Director of Publications Production
including the ECS-formatted that copies are not offered for employing institution. Please	all or part of the above referenced Articles without revision or modification, versions, provided that the copyright notices are not removed and provided resale and are not distributed in a commercial way outside of author's acknowledge the author(s) and publication title of the original material, reduced by permission of ECS — The Electrochemical Society."
Date	Annie Goedkoop, ECS Director of Publications Production

Permission to put ECS papers into institutional repositories:

At the present time, ECS does **not** grant permission for articles published in the *Journal of The Electrochemical Society*, or any other ECS publication, to be deposited into any institutional repository and made available on an open access basis. ECS will be re-evaluating this issue in the future and may change its policy.

At the present time, ECS does **not** grant permission for articles published in ECS Transactions, or any other ECS publication, to be deposited into any institutional repository and made available on an open access basis. ECS will be re-evaluating this issue in the future and may change its policy.

As per Mary on 11-4-13:

Hi Annie: The latter part of your e-mail is exactly right. This is the part of the copyright transfer that covers institutional repositories. Mary

I'm still a bit fuzzy on requests to include ECS papers in institutional repositories. Up until now, I have been saying, "ECS does not grant permission for articles published by ECS to be deposited into any institutional repository and made available on an open access basis. ECS will be re-evaluating this issue in the future and may change its policy."

However, I wonder if it would be acceptable to say that ECS grants the permission requested provided the requirements outlined in the Transfer of Copyright Agreement are met. Those requirements are:

- 1. Files prepared and/or formatted by ECS or its vendors are NOT used for the purpose requested;
- 2. The posting include a link to the online abstract in the ECS publication of origin;
- 3. The copy include the following copyright notice, "© The Electrochemical Society, Inc. [year]. All rights reserved. Except as provided under U.S. copyright law, this work may not be reproduced, resold, distributed, or modified without the express permission of The Electrochemical Society (ECS). The archival version of this work was published in [insert bibliographic information here]."

#### INSTITUTIONAL REPOSITORY

ECS grants the permission requested provided the requirements outlined in the ECS Transfer of Copyright Agreement are met. Those requirements are:

- 1. Files prepared and/or formatted by ECS or its vendors are NOT used for the purpose requested;
- 2. The posting include a link to the online abstract in the ECS publication of origin;
- 3. The copy include the following copyright notice, "© The Electrochemical Society, Inc. [year]. All rights reserved. Except as provided under U.S. copyright law, this work may not be reproduced, resold, distributed, or modified without the express permission of The Electrochemical Society (ECS). The archival version of this work was published in [insert bibliographic information here]."

Posting a PV paper in an IR: Hi Logan,

Back in the days of PVs we didn't have a strict copyright transfer that spelled out requirements. (I spoke to Mary and we question if there was any copyright agreement that authors signed.) At this point in time, it would be fine to grant permission to the current request with only item #3 from below as the requirement. It will be interesting to see what they do end up posting, if it is just a scanned PDF of the article, of if they do some OCR'ing of the file.

I hope this helps.

-Annie

From: Logan Streu

Sent: Thursday, November 30, 2017 9:39 AM

To: Ann Goedkoop < Ann. Goedkoop@electrochem.org >

Subject: FW: Author request to self-archive in an institutional repository

Hey Annie,

We received a request (below) to include a PV article in an institutional repository. I know we allow this provided that the ECS-formatted PDF is not used, but I'm not sure how this would work for a PV article since there's no digital version. This is what I would normally send for a request to self-archive an article:

ECS grants the permission requested provided the requirements outlined in the ECS Transfer of Copyright Agreement are met. Those requirements are:

- 1. Files prepared and/or formatted by ECS or its vendors are NOT used for the purpose requested;
- 2. The posting include a link to the online abstract in the ECS publication of origin;
- 3. The copy include the following copyright notice, "© The Electrochemical Society, Inc. [year]. All rights reserved. Except as provided under U.S. copyright law, this work may not be reproduced, resold, distributed, or modified without the express permission of The Electrochemical Society (ECS). The archival version of this work was published in [insert bibliographic information here]."

Could you please help me with a rewrite that would work better for PVs? i.e. what version can they use, and where (if anywhere) should they link back to?

Thanks in advance for your help!

-Logan

From: Richard Dinapoli [mailto:drichard@sas.upenn.edu]

**Sent:** Wednesday, November 29, 2017 4:47 PM **To:** Copyright <a href="mailto:copyright@electrochem.org">copyright@electrochem.org</a>

Cc: kenwhi@upenn.edu

Subject: Author request to self-archive in an institutional repository

To whom it may concern:

I am writing on behalf of Dr. Vohs, one of our faculty members at the University of Pennsylvania. Dr. Vohs has requested to self-archive a chapter he wrote for *Solid Oxide Fuel Cells VII* in Penn's openly accessible institutional repository, ScholarlyCommons (<a href="http://repository.upenn.edu">http://repository.upenn.edu</a>). I was unable to find anything related to this type of reuse for books on your website; would you allow Dr. Vohs to post his work to ScholarlyCommons?

Here is the citation for the work in question:

Anodes for Direct Oxidation of Hydrocarbons in Solid Oxide Fuel Cells, S. Park, H. Kim, S. McIntosh, W. Worrell, R.J. Gorte, and J.M. Vohs, Solid Oxide Fuel Cells VII, edited by H. Yokakawa and S.C. Singhal, (2001) pp. 712-718.

Please feel free to contact me should you have any questions about this request or ScholarlyCommons. We would really love to include Dr. Vohs' work and thus preserve his contribution to Penn's scholarly community!

Best,
Richard DiNapoli
ScholarlyCommons Digital Publishing Assistant

Richard DiNapoli University of Pennsylvania | Class of 2019 Benjamin Franklin Scholar Candidate for Bachelor of Arts in History and

acknowledge the author(s) and	ablication by ECS, to reproduce the above-referenced material. Please d publication title of the original material, and include the words: f ECS — The Electrochemical Society."
Date	Annie Goedkoop, ECS Director of Publications Production
obtain permission of the other	de sections of the above-referenced paper in your thesis, provided that you individual authors. In the thesis, please acknowledge the authors and the ade the words: "Reproduced by permission of ECS — The
Date	Annie Goedkoop, ECS Director of Publications Production

If you are the author of the material already published in previous JES articles, then you do not need to ask for permission to reuse it, however, you should cite the original source of the material in the new paper. If you are not the author of the material already published, then you should request permission from either ECS or the author to reuse the material. In the new paper, you should include a statement that permission was granted to reuse the material. For more information about permissions, please visit the following ECS webpage:

http://www.electrochem.org/dl/support/copyright perm.htm

Addendum to Publication Agreement for Roy G. Gordon, Harvard University:

- 1. Cross out section saying "Publisher agrees to provide to Author within 14 days of first publication and at no charge ..." with the following:
- c. Publisher agrees to provide Author upon request, and at no charge, an electronic copy of the published Work in a format, such as the Portable Document Format (.pdf), that preserves final page layout, formatting, and content of the published version. No technical restriction, such as security settings, will be imposed to prevent copying or printing of that copy. The published version may be used only in the exercise of the rights and licenses referred to in the Agreement and in the paragraphs above. The copy may not be sold by the Author(s) without permission of the Publisher.

DISSERTATION	
is obtained from all of the individual an	oove-referenced papers in a dissertation, provided that permission uthors. In the dissertation, please acknowledge the authors and the words: "Reproduced by permission of ECS — The
Date A	Annie Goedkoop, ECS Director of Publications Production

ECS does not usually divulge the information you are requesting, but if you tell me why you are requesting it or what you intend to do with the information, I may make an exception for you.

THESIS			
Permission is granted to include the permission of the other individual citations given above, and include Electrochemical Society."	authors. In the thesis, pleas	e acknowledge the authors a	
Date	Annie Goedkoop, ECS	Director of Publications Prod	duction



WEBSITE	
provided that the copyright notice are not distributed in a commercia	r part of the above referenced material on the above referenced website; as are not removed and provided that copies are not offered for sale and al way. Please acknowledge the author(s) and publication title of the words: "Reproduced by permission of ECS — The Electrochemical
Date	Annie Goedkoop, ECS Director of Publications Production
	-

THESIS	
permission of the other indiv	de the above-referenced paper in your thesis, provided that you obtain dual authors. In the thesis, please acknowledge the authors and the citation words: "Reproduced by permission of ECS — The Electrochemical
Date	Ann F. Goedkoop, ECS Associate Director of Publications

including the ECS-formatted ver that copies are not offered for sa employing institution. Please ack	or part of the above referenced Articles without revision or modification, rsions, provided that the copyright notices are not removed and provided le and are not distributed in a commercial way outside of author's knowledge the author(s) and publication title of the original material, used by permission of ECS — The Electrochemical Society."
Date	Annie Goedkoop, ECS Director of Publications Production

INSTITUTIONAL REPOSITORY	
ECS grants the permission requested provided the requirements outlined in the ECS Transfer of Copyright Agreement are met. Those requirements are:  1. Files prepared and/or formatted by ECS or its vendors are NOT used for the purpose requested;  2. The posting include a link to the online abstract in the ECS publication of origin;  3. The copy include the following copyright notice, "© The Electrochemical Society, Inc. [year]. All rights reserved. Except as provided under U.S. copyright law, this work may not be reproduced, resold, distributed, o modified without the express permission of The Electrochemical Society (ECS). The archival version of this w was published in [insert bibliographic information here]."	

Date

Annie Goedkoop, ECS Director of Publications Production

## FOR OPEN ACCESS PERMISSION REQUESTS

## How to handle Permission Requests for Open Access Papers:

- Find the article the author is requesting in the Digital Library
- Obtain the Creative Commons License Link (Click on the CCBY or CCBY-ND below the paper's title in the Table of Contents)
- Email the author using the format below (replacing the link)

### Dear author,

Thank you for your Copyright Permission Request. Since this article is Open Access, the Copyright is held by the author and not ECS. Here is a link to the Creative Commons license for this paper:

# http://creativecommons.org/licenses/by/4.0/

Please make sure to properly credit the work based on the information in this link.

If there is anything else I can do to assist, please let me know.

- Copy Ann Goedkoop on this email
- File the email in the Permission Request Folder

## How to handle permission requests (thesis/dissertation) for papers that are not yet published

Note: This may not apply to all papers that are not yet published – this rule only applies to papers that are definitely accepted/going to be published by ECS (i.e. an accepted ECST paper)

We can grant the permission and the author can either use the submitted version OR the version of record (after it has been published). In either case, they should identify which version of the work they are including in their thesis/dissertation.