	Page 1
1	UNITED STATES PATENT AND TRADEMARK OFFICE
2	BEFORE THE PATENT TRIAL AND APPEAL BOARD
3	
4	
5	SAMSUNG ELECTRONICS, CO. LTD., )
	)
6	Plaintiff, )
	)
7	vs. )No.IPR2019-00779
	) IPR2019-00780
8	PROMOS TECHNOLOGIES, INC., ) IPR2019-00781
	)
9	Patent Owner. )
	)
10	
11	** REVISED **
12	DEPOSITION OF ERIK DE LA IGLESIA
13	Redwood City, CA
14	Wednesday, January 29, 2020
15	
16	
17	
18	
19	
20	
21	
22	
23	STENOGRAPHICALLY REPORTED BY:
24	SUSAN F. MAGEE, RPR, CCRR, CLR, CSR No. 11661
25	Job No. 174893

TSG Reporting - Worldwide 877-702-9580

SAMSUNG EXHIBIT 1017 Samsung Electronics Co., Ltd. v. ProMOS Technologies, Inc. IPR2019-00779

	Page 2
1	
2	
3	
4	
5	January 29, 2020
6	9:18 a.m.
7	
8	Deposition of ERIK DE LA IGLESIA, held at the
9	offices of TechKnowledge Law Group LLP, 100 Marine
10	Parkway, Suite 200, Redwood City, CA 94065, pursuant to
11	Notice before SUSAN F. MAGEE, RPR, CCRR, CLR, CSR
12	No. 11661.
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	

1 APPEARANCES:

2 PAUL HASTINGS Attorneys for Petitioner 3 4 600 Travis Street 5 Houston, TX 77002 6 BY: PAUL ANDERSON, ESQ. 7 CHETAN BANSAL, ESQ. 8 9 10 11 12 13 TECHKNOWLEDGE LAW GROUP 14 Attorneys for Patent Owner 15 100 Marine Parkway Redwood Shores, CA 94065 16 17 BY: KEVIN JONES, ESQ. 18 19 20 21 --000--22 23 24 25

		Page 4
1	I N D E X	
2	WITNESS: ERIK DE LA IGLESIA	
3	EXAMINATION BY	PAGE
4	BY MR. ANDERSON	7
5	000	
6		
7		
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		

			Page 5
1		E X H I B I T S	
2	NO.	DESCRIPTION	PAGE
3		(No exhibits marked.)	
4		000	
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			
24			
25			

Page	6
	-

1	PREVIOUSLY	MARKED	EXHIBITS	REFERENCE	D
2	EXHIBIT			PAG	E
3	Exhibit 10	006		134	
4	Exhibit 10	010		174	
5	Exhibit 10	005		187	
6			00		
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					

	Page 7
1	REDWOOD CITY, CA
2	Wednesday, January 29, 2020, 9:18 a.m.
3	
4	ERIK DE LA IGLESIA,
5	called as a witness, having been duly sworn by a
6	Certified Shorthand Reporter, was examined and testified
7	as follows:
8	
9	EXAMINATION BY MR. ANDERSON
10	
11	Q. Good morning.
12	A. Good morning.
13	Q. Can you please state and spell your full name
14	for the record.
15	A. It's Erik de la Iglesia. That's E-r-i-k, last
16	name is d-e l-a I-g-l-e-s-i-a.
17	Q. Is it your understanding that this deposition
18	concerns three IPR proceedings corresponding to U.S.
19	Patent 6,163,492?
20	A. I don't have the first the prefix numbers,
21	but it is I understand it to be the '492 patent, and
22	there are three IPRs concerned, yes.
23	Q. And I see you have some documents in front of
24	you.
25	What are those documents?

Page 8 1 These are the declarations that I submitted as Α. part of this case. 2 3 Okay. So those are the declarations you Ο. submitted in each of the three IPR proceedings? 4 5 That would be correct. Two preliminary Α. 6 responses and three supplemental. 7 Okay. And looking at those declarations, can Ο. 8 you confirm that the full patent number is 6,163,492? Ι 9 think it's right on the cover. 10 Yes. 6,163,492. Α. 11 And the three IPR proceedings are numbered IPR Ο. 12 2019-00779, -00780 and -00781; correct? 13 Α. That's correct. 14 And during this deposition, if it's okay with 0. 15 you I'd like to refer to the -- the patent as the '492 16 patent. 17 Α. That's how I refer to it. 18 Perfect. And with respect to the different 0. 19 declarations that you have, if I'm asking a question 20 specific to one of those declarations, I'll refer to, 21 for example, the -779 declaration or the -779 22 declaration in support of the preliminary response if I 23 talk about that one. 24 Is that understandable to you? 25 Α. I understand that all questions stand on their

Page 9 1 To the extent that I believe it applies to own. 2 multiple, I may ask you to clarify. 3 I guess what I'm saying is, if I ask you Ο. Sure. to look at paragraph 33 of the -779 declaration, what 4 5 I'm intending to say is look at that paragraph and the 6 declaration that you submitted with respect to the 7 Promos' response in the -779 proceeding. And if I'm 8 referring to something -- it's just a shorthand way. 9 But if you don't understand it, please ask. 10 I think that's a fair assumption. Α. 11 Okay. So before we begin, I just want to go Ο. 12 over some basic ground rules. So I'm going to ask 13 questions during this deposition, and your counsel may 14 object, but you need to answer the question unless he 15 instructs you not to answer. 16 Do you understand that? 17 Α. I understand. 18 And if a question that I ask is unclear, please Q. 19 let me know so that I can rephrase it. Otherwise I'll 20 assume that you understood my question, okay? 21 Α. Understood. 22 And obviously our discussion will be 0. 23 transcribed so gestures don't transcribe well. So 24 please maintain your answers in the verbal context and 25 not in a nod or a shake of the head, please.

Page 10 1 Do you have any questions before we begin? 2 Α. No. 3 Okay. Is there any reason that would prevent 0. 4 you from testifying truthfully and accurately today? 5 Α. No. 6 0. How did you prepare for this deposition? 7 Met with counsel. Α. 8 And when you say "counsel," are you referring 0. 9 to Mr. Jones? 10 Α. Yes. 11 Ο. Anyone else? 12 Α. No. 13 How long did you spend with Mr. Jones? Ο. 14 About four hours. Α. 15 And when did you begin preparing? 0. 16 MR. JONES: Objection. Vaque. 17 THE WITNESS: So maybe you can clarify as to 18 whether we're talking about preparing for the deposition 19 in general or preparing with Mr. Jones. 20 BY MR. ANDERSON: 21 When did you begin preparing for the Ο. Sure. 22 deposition in general? 23 Maybe two or three days ago. Α. 24 Okay. And did you meet with Mr. Jones Ο. 25 recently?

Page 11 1 Α. Yes. 2 Ο. Yesterday? 3 Yesterday; that's correct. Α. 4 And will you represent to me that those are Ο. 5 clean copies of the declarations without any markings on 6 them? 7 MR. JONES: I'll handle that because I printed 8 them. 9 MR. ANDERSON: Okay. 10 So I'll represent that they're MR. JONES: 11 clean copies of the complete five declarations --12 MR. ANDERSON: Okay. 13 MR. JONES: -- with no markings. 14 MR. ANDERSON: Okay. Thank you. 15 BY MR. ANDERSON: 16 When were you first retained by Promos to Ο. 17 assist with the '492 patent? 18 I don't have the exact date, but I believe it Α. 19 was in May of 2019. 20 Okay. And was it Mr. Jones that retained you? 0. 21 Α. Yes. 22 Okay. Have you been exposed to any Ο. 23 confidential Samsung information as a result of your 24 involvement with the '492 patent? 25 Α. No.

Page 12
Q. Okay. So looking at your CV, you have a
bachelor's degree from the University of Florida in
electrical engineering; is that correct?
A. That's correct.
Q. And what year did you graduate?
A. 1996.
Q. Okay. And from there you went to Stanford; is
that correct?
A. Yes. I have a master's at Stanford.
Q. And what year did you finish at Stanford?
A. 1997.
Q. And your degree from Stanford is electrical
engineering as well?
A. Yes. It's a master's of science in electrical
engineering.
Q. Did you have a particular area of
specialization when you did your work for your master's?
A. I did in terms of the electives that I took and
sort of the core specialization. I would say VLSI
design, semiconductor design, leaning more towards
custom and semicustom design.
Q. Digital, analog, both?
A. Absolutely both.
Q. Who was your graduate advisor at Stanford?
A. Mark Horowitz.

Page 13 1 I was going to ask if you knew Mark Horowitz. Ο. 2 I'm very familiar with Mike Horowitz. 3 So I understand you worked for Intel from 4 December '97 through at least November of '99, I guess 5 end of March of 2000. 6 Does that sound correct? 7 Α. It was through March of 2000, yes. 8 And did you go to work for Intel straight out Ο. 9 of school then or --10 Α. Yes. Straight out of school. 11 All right. And I guess what did you do at Ο. 12 Intel during that time? 13 So I worked on a number of different aspects, Α. 14 but the job that I held was as a design engineer in 15 mobile and handheld products. So my focus for the first 16 two years was working on specific power features and 17 regulations within the mobile P2 and mobile P3. These 18 dealt with the technology that allow laptops to assume 19 different operating frequencies when they are plugged 20 versus unplugged. That technology was basically 21 invented at Intel. 22 I also worked on power and performance modeling 23 of the various mobile Pentium products as well as some 24 of the server lines, the Itanium products later. But a 25 majority of my work was focused in the mobile and

<sup>1</sup> handheld group dealing with the configuration, operation <sup>2</sup> and validation and design of these -- these power and <sup>3</sup> clocking features and all of the ancillary circuits that <sup>4</sup> involve them.

Page 14

Q. So I'm curious. So Intel was manufacturing the processors and the chipsets; right? They weren't actually doing the end products; is that correct? So end products being the mobile device itself.

Did Intel actually make the mobile device, or
 did they make chips that went into the mobile device?
 That would be my question, I guess.

<sup>12</sup> A. So that depends on the business unit and the <sup>13</sup> product. Intel will generally make proof of concept <sup>14</sup> development vehicles and full products without the <sup>15</sup> intention to bring them to market. Sometimes those <sup>16</sup> products are taken as a whole and product ties by <sup>17</sup> external vendors, essentially using Intel as an OEM.

Other times those are used as references by vendors to create their own products, and yet other times vendors create their own chipsets and their own features and simply use the Intel processor.

Q. When you say "chipsets," what do you mean by chipsets?

A. So in the processor world, a processor is -includes the operative cores, so the operating cores

1 that actually execute the instruction set, usually 2 memory controllers as well and several layers of cache. 3 A chipset is the supporting chips that allow that processor to operate within a -- within a certain 4 5 product. So for instance, the chipset that allows your 6 Intel processor to work in your ThinkPad is different than the chipset that allows an Intel processor to work 7 8 within a server, and it was the mobile and handheld 9 products group role to develop the features for those 10 chipsets, including all of the enabled features that 11 would be used in the processors. Processors in general 12 will share the same core design. In that time, the 13 mobile processor was just a lower-voltage, 14 lower-frequency version of the desktop processor. But 15 even at that time we were evolving to create special 16 variance of processors with additional features, so 17 different mask sets for the mobile product line. 18 Did any of those processors include fuses? Ο. 19 Α. All of those processors and the chipsets 20 included fuses. 21 And what were the fuses used for in those Ο. 22 processors and chipsets at Intel? 23 Well, they were used to enable many features Α.

Page 15

<sup>24</sup> and also to map around defective units of the cache. In
 <sup>25</sup> large processors we -- at that time frame we had just

started putting large amounts of L2 on die. Previous to about '96, '95 or '96, most of the L2 cache was external. You may remember buying Pentiums in a cartridge format that had a processor with additional cache dies external to them.

Page 16

The first product that I worked on was the integrated cache, which meant that the actual L2 cache was on die, so a single die held a processor in the cache. And so we had to, of course, remap all of the bad areas of the cache.

11 Fuses were also used for all of the features. 12 They were not just for what features enable a mobile 13 processor versus a desktop processor but also things 14 that would be considered highly proprietary to Intel. 15 Among them would be, say, locking a bus fraction. You 16 may recall that during the time there was a lot of 17 scandals involving people buying processors that worked 18 at a certain frequency and trying to upsell them at a 19 higher frequency. Those frequencies were locked by fuse 20 settings that were programmed at manufacturing time, and 21 so designing and testing the fuses in such a way that 22 their values could not be detected or altered after 23 shipping was a high security concern. In my specific 24 unit because of our -- our need to change the clock 25 frequency, we also had to fuse that particular

1 capability at multiple levels. First as a feature 2 because we were going to charge more for processors that 3 had this docking feature set, so we had to provide -the whole feature set had to be fuse enabled; and 4 5 second, what bus -- what frequencies you were allowed to change to had to be locked in. So for instance, if I'm 6 7 selling a certain power envelope, then I can only allow 8 transitions to certain frequencies. Those would all be fused set as well, burnt in. 9

Page 17

10 It was -- those are, of course, not the only 11 reason that fuses --

12

Ο. Sure.

13 Α. Fuse blocks were enormous and controlled all 14 sorts of different features, including sometimes we used 15 fuses to correct clock skew on certain bins of products. 16 If we had a particular bad run and we could essentially 17 use fuses to correct some of the clock alignment on the 18 serpentines in the processor, we could do that even 19 though it wasn't, say, within the normal manufacturing 20 tolerance.

21 So I guess my takeaway from that is some Ο. Sure. 22 of these fuses were used to configure certain features. 23 Some of them were used to enable redundant systems to 24 come into play if something tested badly. 25

Is that correct?

1 And those fuses would also be used in Α. Right. 2 the case of when the laptop is switching from one 3 frequency to another. We actually put the processor 4 into deep sleep and come back out, in which case we have 5 to essentially reread portions of the fuse setting. 6 It's essentially as if we're resetting the processor but 7 doing it in a very fast way.

Page 18

And so the fuse blocks had to be adjusted from a design standpoint because when you go into deep sleep, many sections of the chip are unpowered. Many further sections are unclocked, and so there can be all sorts of issues that arise from bringing a processor back up but without actually resetting everything from a power perspective.

<sup>15</sup> Q. Okay. Okay. I'm going to hand you a copy of <sup>16</sup> the '492 patent.

And do you recognize U.S. Patent 6,163,492?
 A. I do.

<sup>19</sup> Q. Have you read it thoroughly?

A. I read it as thoroughly as I can.

Q. Understood. Is there any aspect of the '492 patent that is unclear to you or doesn't make sense from a technical perspective? MR. JONES: Objection. Vague.

<sup>25</sup> THE WITNESS: No. If there are specific

	Page 19
1	portions of this that you believe are vague, I'd be
2	happy to address them. I don't know of any that are
3	vague.
4	BY MR. ANDERSON:
5	Q. Okay. And the title of the '492 patent is
6	"Programmable Latches That Include Nonvolatile
7	Programmable Elements"; correct?
8	A. That is the title.
9	Q. What are nonvolatile programmable elements in
10	the context of the '492 patent?
11	A. So a nonvolatile programming element is an
12	element that can be programmed or have it state set in
13	such a way that that state is not lost when power is
14	removed.
15	Q. And are there examples provided in the '492
16	patent?
17	A. Yes, there are examples discussed.
18	Q. And which specific examples does the '492
19	patent talk about?
20	A. Well, the if we start with Figure 2, so
21	Figure 2A, we see an example there of a fuse. This is,
22	of course, just a figure. I understand that the patent
23	discusses both fuses and antifuses.
24	Q. What's the difference between a fuse and an
25	antifuse?

A. If you have a fuse, you program it. It's
 <sup>2</sup> basically a conductor until you program it to be open
 <sup>3</sup> and an antifuse is the reverse.

Q. So when the '492 patent talks about programming a fuse, it means blowing the fuse to create an open circuit?

A. I would say more generally it involves changing the state from the default state. If -- in the case of an antifuse you wouldn't necessarily use the term "blow" in antifuse.

Q. Sure. So in the case of a fuse being a conductor that when blown becomes nonconductive, in that sense if the fuse is programmed, that means you're blowing the fuse to create an open circuit; correct?

15 Α. I would be a little more specific that if I 16 have a block of fuses and I program the block of fuses, 17 that would entail that some of them could be blown. If, 18 let's say, for instance, that the programming was such 19 that none of the fuses would actually be blown, there 20 would be no need. The 1s and 0s of whatever was being 21 programmed were such that no fuses would actually be 22 That would be a conceivable scenario. blown.

Q. So are you saying that when the '492 patent talks about programming the fuse F1 in Figure 2A, it simply means it's determining whether or not the fuse is <sup>1</sup> blown?

2 I'm saying that in the '492 patent when Α. No. 3 they discuss programming the fuse, they are -- they are 4 generally talking about it in terms of blowing the fuse. 5 But your question related to programming in general. Т 6 just wanted to be clear that fuse blocks when programmed 7 will be blown or not blown, depending on the programming 8 content.

9 Q. Okay. Let me try to ask the question a little
 <sup>10</sup> bit more specifically then.

<sup>11</sup> So in the context of Figure 2A, if the '492 <sup>12</sup> patent is talking about programming the fuse F1, it's <sup>13</sup> talking about blowing the fuse F1; correct?

A. I think that's a fair statement. It's making
 <sup>15</sup> fuse F1 nonconductive.

16 Thank you. And if you go to column 7 of the Ο. 17 '492 patent around line 30 -- and the line numbers are 18 always a little off in these patents, so bear with me. 19 I'm giving you approximate locations, but around line 30 20 it describes some other programmable elements; correct? 21 Yes. Α. 22 And the list there includes EPROMs, EEPROMs and 0. 23 UPROMs. 24 What is a UPROM? 25 Α. I don't recall right now the distinction on the

1 UPROM.

<sup>2</sup> Q. Okay.

A. The EPROMs and the EEPROMs, though, I'm
 familiar with.

5

Q. Okay. So how does an EEPROM work?

6 Well, perhaps maybe we start with an EPROM and Α. 7 then deal with an EEPROM just so that the distinction 8 And I'll also distinguish these from sort makes sense. 9 of the current version of this technology which would be 10 Flash. So an EPROM generally has -- you can think of it 11 as a transistor that has an extra oxide layer within the 12 gate, so there is a control gate, but there's also a 13 buried gate. In order to program the cell, you would 14 apply a higher than normal voltage to the gate and 15 essentially tunnel charge carriers into the intermediate 16 The timing of those pulses and the voltage that's gate. 17 applied needs to be set very carefully. In general 18 we're trying to effect something called Fowler-Nordheim 19 tunneling so that the charges will basically enter that 20 intermediate layer and stay there.

If sufficient charge is built up on the intermediate gate, then applying a charge to the control gate functions just like an NMOS transistor so the gate is -- if the gate is high, the device is conductive. If there is insufficient or no charge on the intermediate gate, then no amount of the actual control gate at the top is too far from the channel in order to invert it and thereby make it conductive.

There are some nuances in terms of what kind of 4 5 charge, how they're trapped and how they are -- how 6 they're controlled. What also distinguishes EPROMs and 7 EEPROMs is that generally in the way that they're 8 constructed in arrays. It's a two-cell combination, so 9 it's an EEPROM and it's a bit select whereas, say, in --10 a Flash cell also uses an intermediate gate, but they 11 are conducted in strings, and so there's only one cell 12 per bit.

13

14

Q. So --

A. I hope that explains the EPROM nature.

Q. Actually, and that might be enough for my follow-on question which is, so if an integrated circuit includes an EPROM, do you need power to be applied to the integrated circuit for the EPROM to be conductive between its drain and its source?

A. Taking the EPROM in isolation, the value of an EPROM cell requires power to be read. You -- in the event that the EPROM is used as a programmable control, it would be considered programmed regardless of whether power is applied or not.

Q. But you wouldn't know if it was programmed

<sup>1</sup> without applying power to the EPROM; is that correct?

A. No. You would know that it is programmed based on whether or not you programmed it.

Q. Sure. I guess if you -- if you weren't the person that programmed it, say you're the end user and the EPROM was programmed during manufacturing, is there a way to detect the state of that EPROM without applying power to the integrated circuit that includes it?

A. I would say, just as with the fuse case, if I
 want to find out what a programmed value is, I'm going
 to have to read it or use it in some way that is
 determinative of that value.

Q. Okay. Can you please look at column 1, lines Q. Okay. Can you please look at column 1, lines 14 20 to 22 of the '492 patent. Maybe I should have had 15 them stapled, but I kind of like them -- I like them 16 loose.

<sup>17</sup> A. Let me read 20 to 22.

<sup>18</sup> Q. Sure.

<sup>19</sup> A. Okay.

20 So there it says, "For example, fuse Ο. 21 programmable latches are used to replace defective 22 memory cells with spare cells in semiconductor 23 memories"; correct? 24 I see where you're reading that, yes. Α. 25 Can you explain how at the time of the Q. Sure.

<sup>1</sup> filing of the '492 patent latches were used to replace <sup>2</sup> defective memory cells?

A. Sure. So memory cells are -- and again, in the context of this discussion we're talking about large memory arrays, not individual memory cells just randomly present within a -- within a circuit.

<sup>7</sup> So an array of memory cells is -- takes up a <sup>8</sup> significant amount of area and is also one of the denser <sup>9</sup> elements in terms of design and as a consequence tends <sup>10</sup> to have manufacturing yield issues. These --

11

Q. What do you mean by manufacturing yield issues?

12 The larger the area of a functional unit, the Α. 13 higher the probability that a random defect affects that 14 functional unit. So in my case, the L2 cache on a 15 mobile P2 processor was well over 40 percent of the die 16 area. So if you just statistically play -- is there a 17 defect, it's a very high probability that it would, 18 without redundant circuitry, render the whole unit --19 the whole cache inoperative.

So to your question, the memories work by exposing an array of storage elements to decoders which take an address and figure out, say, which row or column of a memory to enable. And subsequently a selector -or it can be combined with a sense amp but then takes the value that's stored in those memory arrays and

<sup>1</sup> provides it to whoever the reading element is. And as <sup>2</sup> you can imagine, when these arrays are large, these <sup>3</sup> decoders and these selectors are very wide. They would <sup>4</sup> generally be addressed such as, for instance, if I have <sup>5</sup> an end bit address, then I have two to the end different <sup>6</sup> possibilities of rows that I can select.

Page 26

7 The idea of the redundancy is to place a soft 8 mapping between that decoding layer and the actual 9 application of the physical row of the memory such that 10 we can have redundant rows, essentially additional rows. 11 And when one of those rows is found to be defective 12 during testing, we then remap how the decoder would 13 address that row to something else. It would -- the 14 actual methods of doing so in general involve some form 15 of nonprogrammable element -- sorry. But programmable 16 nonvolatile element.

17 But the method in which the encoders and 18 decoders work is implementation specific. But the idea 19 is that I have two to the N possible selections of rows 20 of memory. I have two to the N plus a little bit. In 21 the case of cache, it can be between 3 and 5 percent, 22 depending on the unit. As much as you are allowed to 23 make. And of course, if you have extra space in the 24 reticle that your unit is being built in, it's always 25 good to put extra in there just for manufacturing yield.

TSG Reporting - Worldwide 877-702-9580

And then during testing we will use the -usually a scan mapping. So instead of actually using the address pins from the device, we'll scan in an address so that we can access each and every row, including the surplus rows, the replacement rows. 0. Okay.

A. Test them, identify which ones work, identify which ones don't work, and then we use the fuse settings in order to make sure that those that don't work are not used and that there is an alternate row used for that decoder.

Q. So you test all of the memory, including the redundant cells that you've included to replace the regular cells if something's wrong; correct?

15

MR. JONES: Objection to form.

THE WITNESS: Well, you -- as a general matter you would not replace something that is found to be defective by something that has not been found to be working.

20 BY MR. ANDERSON:

Q. Okay. So assuming that there is some defective portion of the array, the fuse is blown as a part of the testing such that the substitution of the redundant memory cells for the defective memory cells occurs while you're still in the testing process?

1	MR. JONES: Objection to form.
2	THE WITNESS: The sequence of the events is
3	going to be specific to the manufacturer. I can only
4	speak to that in general the idea is to identify things
5	that are defective, and "map around" is the term we use
6	in the industry. The exact sequence of when that
7	happens during which part of operation, that's going to
8	be up to the manufacturing floor.
9	BY MR. ANDERSON:
10	Q. Is there a final stage of testing for memory
11	devices that ensures that the fuses that have been blown
12	have done what they were intended to do in terms of
13	ensuring that the entirety of the memory array is
14	functional?
15	MR. JONES: Objection to form.
16	THE WITNESS: I would say that there is in most
17	semiconductors a final quality test that applies to the
18	entire product. And by necessity if you have a memory
19	array, that would require testing that the entire memory
20	array works as intended. That may imply that a lot of
21	other things have happened as intended. But again, I
22	can't speak to the sequence or the specific operation.
23	BY MR. ANDERSON:
24	Q. Okay. But before they would take that memory
25	device and ship it off to a customer there's going to be

1 some testing that ensures that it's fully functional; 2 correct?

3

MR. JONES: Objection to form.

Again, we would have to look at 4 THE WITNESS: 5 the specific customer because certainly in the case of 6 Intel, OEMs are customers. Distributors are customers. 7 In the Flash world it is actually customary to let 8 different OEMs and different, say, hard drive member 9 designers develop their own quality metrics. There are 10 several cases in which, say, your key chain Flash would 11 have a different quality level than, say, the Flash 12 that's being used in an enterprise hard drive, which 13 might have a different quality level than the Flash used 14 in an enterprise -- some kind of enterprise cache for, 15 say, a storage controller.

<sup>16</sup> BY MR. ANDERSON:

Sure.

<sup>17</sup> Q.

A. It would not be out of question for the users or the ultimate company that assembles the product to do their own testing and to have NDAed appropriately so that they can decide.

Q. What's good enough to ship?
 A. What the remediating conditions would be.
 Q. Okay. I understand. So when you're doing this
 testing and you're blowing fuses when necessary, is the

<sup>1</sup> power on or is the power off when you actually blow the <sup>2</sup> fuse?

MR. JONES: Objection to form.

THE WITNESS: I'm going to need you to clarify
 which power you are talking about in this case.

<sup>6</sup> BY MR. ANDERSON:

Q. So if -- I guess if the fuse is the type of fuse that you blow by cutting it with a laser, right, is that something that would be done while, like, VDD and ground is being applied to the device and active testing is ongoing, or is that something where you take it out of that tester and would blow the fuse and then put it back in the tester?

14

3

MR. JONES: Objection to form.

<sup>15</sup> THE WITNESS: That would very much depend on <sup>16</sup> the technology. As a General Electric engineering <sup>17</sup> process I would not want to apply a laser to anything <sup>18</sup> that's not grounded.

<sup>19</sup> BY MR. ANDERSON:

Q. Okay. Do you need to have VDD applied to blow a fuse that's being cut with a laser?

A. I think if we speak generally about I can aim a laser at any semiconductor and do whatever I want whenever I want. Whether that's the appropriate method for some specific manufacturer, I wouldn't want to speak

<sup>1</sup> to that.

2 Okay. So once the configuration of the fuses Ο. 3 has been finalized, is that when the memory device is 4 done with testing? 5 Objection to form. MR. JONES: 6 In answering that question, let THE WITNESS: 7 me make two important caveats here. You're asking about 8 fuses, and we do in the patent refer to nonvolatile 9 programming elements, so my answers are going to be 10 specific to fuses, not necessarily --11 BY MR. ANDERSON: 12 Yes, that's fair. Ο. 13 Α. -- the operation for other forms of nonvolatile 14 elements. 15 When something is, quote/unquote, finished is 16 an operational procedure and they will defer within 17 every manufacturer, including even potentially outside 18 of the manufacturer through customer acceptance 19 criteria. 20 I believe you already have a copy of your -779 Ο. 21 declaration; correct? And when I say "-779 22 declaration," I'm referring to the declaration that you 23 submitted in support of Promos' response to the 24 petition, not the preliminary response, okay? 25 So I'm going to understand that you're Α.

	Page 32
1	referring to the -779 submitted in December at some
2	point?
3	Q. Yes.
4	A. Yes, I have that declaration in front of me.
5	Q. Okay. And can we turn back to Figure 1 of the
6	'492 patent.
7	And Figure 1 shows a prior art programmable
8	latch; correct?
9	A. It does.
10	Q. And do you see the fuse F1 in Figure 1?
11	A. I do.
12	Q. And the fuse F1 is connected between VDD and
13	the terminal OUT; correct?
14	A. That's correct.
15	Q. And is it the '492 patent refers to the
16	terminal out.
17	Is there a difference between a terminal and a
18	node in your view of how circuits are described?
19	A. I would say outside the scope of a patent, I
20	think they could be used interchangeably. With respect
21	to a specific patent or I would look for those terms
22	perhaps, you know, being used in the claim language or
23	described in the specification.
24	Q. Looking at Figure 1, if I refer to the terminal
25	OUT as a node, would that seem out of the ordinary to

<sup>1</sup> you?

2		Α.	We	can	agree	that	they	're	the	same	thing	for
3	the	purpo	oses	s of	this d	discus	ssion					

Q. Okay. Because I default to node typically. So if the fuse F1 is blown, is VDD going to be provided to the out node?

A. Well, with Fuse 1 blown, the connection to VDD
 <sup>8</sup> is nonexistent or open.

<sup>9</sup> Q. Okay.

A. I'm not sure what you mean by "provided," but I think maybe perhaps we can rephrase that and say that out is not connected to VDD or it's not shorted to VDD.

Q. Okay. So when -- in a specific memory device that includes this programmable latch shown in Figure 1, if this were using to replace defective memory cells, is it your understanding that the fuse F1 would be blown while VDD is on?

A. So replacing an -- a damaged memory cell is something that occurs during operation of the circuit. I don't quite understand how you are linking that with the act of blowing the fuse.

Q. So when -- I guess what are the different ways
 that fuses like fuse F1 can be programmed?

There are a few mentioned in the '492 patent; correct?

A. So there are ways to program a fuse, and there are ways to program nonvolatile elements at which -maybe you can clarify exactly which portion of that you're asking.

Q. Sure. Assume fuse F1 is a fuse and a memory
 device and not an EPROM or an EEPROM.

What are the different ways to program that
<sup>8</sup> fuse F1?

9 Α. So there are two principal methods, and they 10 depend on the construction of the fuse. If the fuse is 11 metallic, then generally you would need a laser in order 12 to or some form of heat to impart enough local energy to 13 sublimate the metallic material. Now, that's different 14 and takes different methodologies based on whether 15 you're dealing with tungsten or something else or 16 aluminum just as a wiring layer, but you would need to 17 impart enough energy to sublimate the metal.

There are also resistive fuses made using polysilicon. I'm unclear why someone would use a laser perhaps on that, but I think it's certainly possible physically to do so.

<sup>22</sup> Q. Sure.

A. The preferred method there is to supply an
 impulsive current sufficient to cause the resistor to
 break.

Q. So the resistance in the fuse is such that, when enough current is sent through it, it breaks the connectivity of the resistor and makes an open circuit?

Page 35

It would operate similarly as a fuse, say, 4 Α. 5 within your house where at a certain -- except the fuse 6 in the house is not destructive in terms of its ability 7 to open. But when the current -- at a certain current 8 level, all resistors will eventually fail, and it's 9 simply a question of designing the polysilicon element 10 in such a way that; one, it can be imparted with a 11 sufficient voltage to break and is preferentially thin 12 enough to where it doesn't take an enormous quantity of 13 current to do so.

Q. Okay. So earlier you indicated that if you were going to cut a fuse with a laser, you would definitely ground the integrated circuited that includes the fuse; correct?

A. I said that outside the copy of this patent, whenever dealing with a semiconductor and especially something which is going to be imparting some form of energy on to the semiconductor such as taking it in my hand and moving it, I would prefer that that semiconductor be grounded or that I had a ground strap available so that I can be sure to be grounded.

25 Q. So --

A. That's just a general operating principle in
 the semiconductor field.

Q. And if fuse F1 in Figure 1 was blown using laser cutting, would a person of ordinary skill in the art provide power in the VDD node that's shown in Figure l during that laser cutting?

MR. JONES: Objection to form.

8 THE WITNESS: We would have to look at the 9 specific processes and procedures that they have in 10 place.

<sup>11</sup> BY MR. ANDERSON:

Q. Can you think of any advantages to providing power on the VDD node while laser cutting is used to program the fuse F1 in Figure 1?

15 Well, depending on how complex the fuse is --Α. 16 and just for background, again, we're talking about a 17 nonprogrammable -- a nonvolatile programmable element. 18 So if there were a way to -- if there were a way to, 19 say, sense exactly when sufficient current had been 20 applied in order to not, say, overdo it, not apply too 21 much laser energy, in some situations that could be 22 advantageous. But again, we would have to look at the specific manufacturing process and what procedures that 23 24 manufacturer had in mind.

25

7

Q. Could you please turn to paragraph 15 of the
<sup>1</sup> -779 declaration.

2

A. Paragraph 15, yes.

Q. And just above paragraph 15 is a copy of Figure
1 of the '492 patent; correct?

5

A. That's correct.

Q. And in paragraph 15 you talk about how the
 terminal OUT in Figure 1 is floating; correct?

A. Yeah. In specific certain circumstances,
 <sup>9</sup> terminal OUT may have a tendency to float, yes.

Q. And what does the '492 patent mean when it says the terminal OUT is floating?

12 Well, floating is a term that is -- of art that Α. 13 essentially means not strongly driven. In logic design 14 we have the concept of nodes especially within a latch. 15 A latch is essentially a feedback loop, a positive 16 feedback loop. And so the state of the latch will not 17 change unless there is significant effort made by other 18 circuitry to change that latch.

A node which is floating is not actively driven
 by an element, and so therefore it is subject to
 accumulating charge from other sources.

Q. So is the terminal OUT in Figure 1 of the '492
 patent floating if the fuse F1 is intact?
 MR. JONES: Objection to form.
 THE WITNESS: If the fuse F1 is intact, then

Page 38
the terminal OUT is shorted to VDD. Whether out is
floating then simply is a matter of whether VDD is
floating at that time.
BY MR. ANDERSON:
Q. Is that also true of Figure 2A of the '492
patent?
MR. JONES: Objection to form.
THE WITNESS: Maybe you can re-ask the question
with respect to 2A so I can look at it.
BY MR. ANDERSON:
Q. Sure. In Figure 2A if the fuse F1 is intact,
is the terminal OUT floating?
MR. JONES: Objection to form.
THE WITNESS: Again, the terminal OUT is on its
own neither floating nor nonfloating. It is shorted in
the case of Figure 2A when the fuse is intact to
terminal V and would take on whatever properties V has.
BY MR. ANDERSON:
Q. So assuming that VINT in Figure 2A is either
tied to ground or tied to some nonground voltage, if the
fuse F1 in Figure 2A is intact, would the terminal OUT
be considered to be a floating node?
MR. JONES: Objection to form.
THE WITNESS: You're using the term would it be
considered a floating node. A node is neither a

Page 39 floating node nor nonfloating node. It can have a 1 2 tendency to float depending on conditions. BY MR. ANDERSON: 3 4 So in the context of the '492 patent in the Ο. 5 background when it talks about the terminal OUT being 6 floating, is the terminal OUT floating if the fuse is 7 intact? 8 Objection to form. MR. JONES: 9 THE WITNESS: If the fuse is intact, then 10 terminal OUT is effectively driven by V. 11 BY MR. ANDERSON: 12 What is capacitive coupling? Ο. 13 Α. Capacitive coupling occurs when a transition, a 14 voltage transition happens on a specific node and/or 15 wire or line or interconnect and there is a capacitance 16 between that node and a second node. 17 Because the capacitor is essentially a short at 18 high frequency, a sufficiently fast transition can cause 19 coupling, which means that a charge will be accumulated 20 on the second node as a result of the transition. The 21 transition is sometimes called an attack, but that 22 depends a little bit more on what kind of circuit you're 23 designing. 24 So looking at Figure 1 of the '492 patent, if 0. 25 the fuse in Figure 1 has been blown and power is ramped

<sup>1</sup> up on VDD, will capacitive coupling cause the voltage on <sup>2</sup> the terminal OUT to rise?

Page 40

A. So it would be possible to have capacitive coupling on to VDD itself. That's not -- that's not precluded by any specific design. You're asking if the node can have capacitive coupling, and like I said, any node could have capacitive coupling.

Q. Sure. I'm trying to give a specific example. So looking at the circuit in Figure 1 and assuming that the fuse F1 has been blown such that it's an open circuit, okay?

A. Okay. You're -- I'll just note that your
 previous question F1 was closed -- was closed on
 program.

Q. Oh. If it was, I apologize. So let's -- let's start over then.

So looking at Figure 1 --

<sup>18</sup> A. Yes.

17

<sup>19</sup> Q. -- fuse F1 has been blown.

A. Understood.

Q. And it's an open circuit, okay? And you apply VDD -- you apply a voltage to VDD, so you start ramping up VDD and voltage.

Will that cause the voltage at the terminal OUTto rise?

A. The change in voltage at the terminal OUT is going to be determined by the point at which the inverters 120.1.2.3 have their power ramped to them and correctly assume their final values.

Page 41

If we take Figure 1 in isolation, so basically everything below VDD and we do not talk about what's happening to those inverters and the fuse is blown, then what happens on VDD is isolated to what happens on VDD. The terminal OUT is not going to -- is going to be impacted by the ramp up power to the inverters 120. Not to the VDD on top of the fuse.

Q. So when the '492 patent talks about capacitive coupling in the background, you think it's talking about capacitive coupling between the power being supplied to the inverters and the terminal OUT; is that correct? A. That's not correct.

Q. Okay. I misunderstood your last answer then. Can you explain what the capacitive coupling issue is with respect to the terminal OUT as -- let me rephrase.

So in column 1 at line 42 of the '492 patent it says, "In addition, the terminal OUT potential may become 'unstable due to capacitive coupling' in the integrated circuit." A. That's correct. Q. Is it your understanding that that capacitive coupling is going to be problematic whether or not the fuse F1 has been blown?

Page 42

A. The capacitive coupling is problematic whenever the node is not driven. It's when the node is floating.

6 The patent and the specific -- and even the specific portion of it that you're reciting does not 7 8 describe the source of the capacitive coupling if -- and 9 again, your questions were a little bit back and forth, 10 so let me address both situations. If Fuse 1 is not 11 blown so it is conductive, then the terminal OUT is 12 shorted to VDD, and whatever properties the terminal VDD 13 has the terminal OUT has as well because they're 14 shorted.

<sup>15</sup> In the event that the fuse is blown they are <sup>16</sup> disconnected, and at that point the terminal OUT will <sup>17</sup> have different properties than VDD.

All nodes, regardless of what they are called or what they do, may be subject to capacitive coupling, and the patent is not -- describes the effect of capacitive coupling on the out node, but it is not describing the source of that coupling.

Q. Okay. I -- so if I understand what you're saying correctly, if the fuse F1 is not blown, then the terminal OUT is going to move with VDD.

A. Well, we're assuming that an unblown fuse is a
 short.

<sup>3</sup> Q. Yes.

A. So for that purpose, the terminal out will have
 <sup>5</sup> whatever potential VDD has.

Q. So would capacitive coupling influence the terminal OUT if the fuse is not blown and VDD is held at ground?

A. Whatever happens in that scenario, the VDD will
 happen to out.

Q. And so assume that VDD is held at ground and the fuse is not blown, would capacitive coupling influence the state of the terminal OUT?

A. Again, you're using the term "held at ground."
 Q. Yes.

16 And if we could -- if we could rephrase that to Α. 17 strongly driven to the point of resisting capacitive 18 coupling, then VDD would not be in that situation 19 impacted by capacitive coupling by definition because it 20 is strongly driven to such an extent that it is not 21 impacted by it. And by virtue of Fuse 1 being 22 unprogrammed and conductive, node out would similarly 23 not be impacted because it inherits all the properties 24 from VDD.

<sup>25</sup> Q. Okay. Looking at Figure 1, where are the

<sup>1</sup> sources of voltage that could influence terminal OUT due <sup>2</sup> to capacitive coupling?

Page 44

3 They are not necessarily shown in Figure 1. Α. 4 The sources of capacitive coupling are myriad. It could 5 be any interconnect, any signal, any node which has some 6 capacitance to the output nodes. It could be an 7 interconnect traveling over it in parallel to wiring 8 that is tied on the output node. It could be things 9 that are coupled to transistors or logic which uses the 10 out note further on down the logic.

Q. So limiting the discussion to what is shown in Figure 1, is VDD the only voltage source shown in Figure 13 1?

A. Well, Figure 1 -- if we discuss voltage sources as positive voltage sources relative to ground, then VDD is the only shown voltage source in Figure 1. The voltage source for the inverters is not shown.

Q. Does the '492 patent indicate what voltage source is supplied to those inverters?

A. We'd have to look through the discussion of Figure 1. But certainly as a prior art element, it could be VDD. It could be another supply.

Q. So if the power is off to the circuit in Figure and VDD is held strongly at ground, would capacitive coupling be an issue with respect to the terminal OUT?

	Page 45
1	MR. JONES: Objection to form.
2	THE WITNESS: You're making a contradictory
3	statement here. You're saying that power is off, but
4	yet it is strongly driven. So perhaps you can
5	BY MR. ANDERSON:
6	Q. Oh.
7	A. Maybe you can clarify that.
8	Q. Assume that VDD is held strongly at ground and
9	the ground terminal is held strongly at ground. Are
10	there any capacitive coupling issues with respect to the
11	terminal OUT in Figure 1?
12	MR. JONES: Objection to form.
13	THE WITNESS: So I would let's start with
14	the term "issues." If we assume that an issue is a
15	potential incorrect use of a signal, then if the power
16	is off nothing is using that signal. So there may if
17	there are other elements that are on that provide some
18	capacitive coupling, maybe that wouldn't cause an issue
19	simply because nobody is using the circuit. It's off.
20	BY MR. ANDERSON:
21	Q. If the fuse in figure F1 is not blown, is
22	capacitive coupling going to potentially cause an
23	erroneous state to be read from the latch in Figure 1?
24	A. Again
25	MR. JONES: Objection to form.

Page 46 If the fuse in Figure 1 is not THE WITNESS: blown, so it's conductive --BY MR. ANDERSON: 0. Yes. -- then the conditions that apply to the Α. terminal out are determined by the conditions that apply to VDD, and you can't make an assumption about out without understanding what the conditions are on VDD. Ο. So it's your opinion that the capacitive coupling issues are not limited to the case where the fuse F1 has been blown in Figure 1; is that correct? I'm sorry. Capacitive coupling is an issue for Α. all designs. I'm not sure what you mean by whether it -- how it could really apply in certain circumstances. Sure. So when the '492 patent says that the Ο. "OUT potential may become 'unstable due to the capacitive coupling' in the integrated circuit," is that situation going to be true if the fuse F1 is not blown? Objection to form. MR. JONES: THE WITNESS: If the fuse F1 is not blown, then the susceptibility of the terminal OUT to any condition is determined by the susceptibility of VDD to the same condition because they are shorted. 111

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

<sup>1</sup> BY MR. ANDERSON:

Q. Does the '492 patent provide a technique for resolving capacitive coupling issues with respect to the VDD voltage being unstable?

<sup>5</sup> A. I'm not sure that the '492 patent describes <sup>6</sup> capacitive coupling on to the VDD node. The '492 patent <sup>7</sup> is dealing with a capacitive coupling on the out node.

Q. Can you please turn to paragraph 16 of your
 declaration.

10

A. So I'm at paragraph 16 of -779.

Q. Thank you. So in paragraph 16 you indicate that "The solution presented in the '492 patent accomplishes the twin goals of preventing the output node (terminal OUT) from floating above ground when power is off and from destabilizing through capacitive coupling during power-up."

17

That's correct.

Α.

18 What is the solution that is presented in the Q. 19 '492 patent that you were referring to in paragraph 16? 20 Well, the '492 patent presents two solutions. Α. 21 It presents a diode which is provided as in Figure 2 22 between out and the first terminal of the programmable 23 element which acts to dissipate accumulated charge. And 24 this -- this diode is capable, among other things, of 25 dissipating charge that after power is just starting so

Page 48 1 when power is ramping, that that could be induced by 2 capacitive coupling. The '492 patent also -- for 3 instance, that's claim 1 of the '492 patent. 4 So can we look at claim 1 really quickly. 0. 5 Α. Sure. 6 So I'm looking at column 8 of the '492 patent, Ο. 7 and at line 55 it recites a diode; correct? 8 Α. That's correct. And is it your understanding that that diode 9 0. 10 recited in claim 1 would correspond to the diode 234 11 that's depicted in Figure 2A of the '492 patent? 12 That is diode 234 of Figure 2A. Α. Yes. 13 0. And -- okay. And can you tell looking at 14 Figure 2A whether or not that diode 234 is a p-n 15 junction diode? 16 Figure 2A doesn't speak to that necessarily. Α. Ι 17 think specification has mentioned that it could be a p-n 18 junction, but it could also be a Schottky diode. 19 So how does the diode 234 dissipate the charge Ο. 20 on the terminal OUT in Figure 2A? 21 Let's -- let's take the assumption that V is at Α. 22 ground and the fuse F1 is open, programmed basically 23 nonconductive. We can assume for the sake of argument 24 that before the power ramp has started or even during 25 the power ramp for that matter, there is some capacitive

<sup>1</sup> coupling that causes charge to accumulate on the node <sup>2</sup> out. This would use the voltage on the out node to <sup>3</sup> start rising because transistor 110 is not on, and so <sup>4</sup> there is no place for that charge to go.

5 At the point where that accumulated charge 6 results in a voltage above the diode threshold voltage, 7 diode 234 starts conducting. Essentially it forms a 8 clamp from the node out on to the VINT of Figure 2, 9 thereby dissipating that charge. As long as VINT is at 10 ground, it won't matter whether that is just after 11 programming or whether that is just before power-up or 12 enduring the power-up before the threshold voltages have 13 been met for the inverter. As soon as the out node 14 reaches at least one diode threshold above ground, then 15 that accumulated charge will leak through diode 234, 16 basically clamping the voltage of out and limiting its 17 ability to rise beyond one diode threshold.

Q. Is there any difference between dissipating voltage at the node out and dissipating charge at the node out?

A. From an electrical engineering perspective, yes. So voltage, if you look at the I-V curve of a diode, the p-n junction will not sustain above a diode threshold because the diode essentially becomes super conductive if the voltage tries to exceed the diode

Page 49

<sup>1</sup> threshold voltage even by a little bit. That's the <sup>2</sup> famous hockey stick curve which I know Dr. Baker <sup>3</sup> mentioned.

Charge is basically a function of density of charge carriers, so electrons holes or other matter, and the voltage generated by that charge is dependent on the resistance of the path to which it is dissipated.

<sup>8</sup> So we can say that the voltage is clamped but <sup>9</sup> the amount of charge that that would entail is <sup>10</sup> implementation-specific because we have to look at the <sup>11</sup> specific device to understand how much charge is <sup>12</sup> required to achieve a specific voltage.

13 Okay. Could you please turn to paragraph 23 of 0. 14 your -779 declaration. And do you see the proposed 15 construction of the term "a terminal T1 for providing a 16 signal indicating a state of the programmable latch" is, 17 quote, a terminal T1 from which voltage is dissipated 18 after programming in order to provide a signal 19 indicating a state of the programmable latch, closed 20 quote, in that construction is dissipating voltage the 21 same as dissipating the charge at the terminal OUT? 22 Α. Both will have to happen at the same time. 23 It's the same physical mechanism of charge carriers moving across the p-n junction. The reason why voltage 24 25 is appropriate there is because it's the voltage that

causes the wrong value. It's not possible to say that a certain amount of charge directly causes a wrong value. It could in a certain implementation, but we know that if a node assumes the wrong voltage that it assumes the wrong value, and therefore it corrupts the signal that that value is meant to impart.

Page 51

Q. So in Figure 2A if the voltage at the terminal OUT is greater than the threshold voltage of the diode 234 and the fuse is blown and VINT is at ground, then the diode 234 will dissipate the voltage on the terminal OUT; is that correct?

12 It will hold that voltage to below a -- the Α. 13 threshold voltage of the diode. All of the current --14 sorry. All of the charge will eventually dissipate, but 15 it dissipates much more quickly when you are close to 16 the threshold voltage. As an example, if you consider 17 the I-V curve of the diode, if the voltage is even a 18 little bit trying to tend above the threshold voltage, 19 then there's an almost infinite current capacity. So 20 the discharging of charge occurs very quickly.

As that voltage drops, you start getting into the flat section of the I-V curve, and at that point it's simply a slower process to discharge the node. Q. So if the diode 234 in Figure 2A is conductive and it is dissipating charge from the node out, is it <sup>1</sup> your understanding that that is how the voltage at the <sup>2</sup> node out is dissipated according to the construction in <sup>3</sup> paragraph 23 of your declaration? <sup>4</sup> A. Yes. It's any voltage -- any amount of charge <sup>5</sup> that can cause the voltage to exceed the voltage

Page 52

threshold will be dissipated. I think it would be more correct to say that it confines the voltage on the out to a certain threshold.

9 Q. And it does that by dissipating charge from the 10 node out by providing a path for that charge to flow to 11 ground; is that correct?

12

6

7

8

A. That's the way the diode works, yes.

Q. So if -- so in the context of Figure 2A of the '492 patent, does the terminal OUT satisfy the construction for the terminal T1 claim term that you've included in paragraph 23 of the -779 declaration?

A. I'm sorry. Maybe I misunderstood the question.
 Could you repeat that maybe in a different way?

Q. Sure. So claim 1 recites a terminal T1 for
 providing a signal indicating a state of the
 programmable latch; correct?

A. Yes. I see that limitation of claim 1.
 Q. Okay. And in paragraph 23 of your -779
 declaration, you indicate that you understand that
 Promos has proposed a construction of that term that is,

1 quote, a terminal T1 from which voltage is dissipated 2 after programming in order to provide a signal 3 indicating a state of the programmable latch. 4 Do you see that? 5 That's my opinion. Α. Yes. 6 So in Figure 2A of the '492 patent, does the Ο. 7 terminal OUT satisfy that claim limitation? Does the 8 terminal OUT provide a terminal T1 from which voltage is 9 dissipated after programming in order to provide a 10 signal indicating a state of the programmable latch? 11 So let me answer that this two parts. Α. The 12 patent describes two ways in which the voltage can be 13 dissipated after programming. One of those is the 14 diode, and that is reflected in Figure 2A as the 15 terminal T1 being out, the diode being element 234 and 16 the voltage dissipate after programming being charge 17 that has accumulated on out at some point after 18 programming. This limitation also appears in claim 14 19 which does not involve a diode, and Figure 2A does not 20 speak directly to the condition in claim 14. Claim 14 21 requires that the -- that the charge be allowed to 22 dissipate after programming. 23 So is it your opinion that claim 14 would not 0. 24 cover the embodiment shown in Figure 2A of the '492

Page 53

<sup>25</sup> patent because it includes a diode?

Page 54 1 Α. That's not my opinion. 2 So just to be clear, as shown in Figure 2A, is Ο. 3 terminal out a terminal from which voltage is dissipated 4 after programming in order to provide a signal 5 indicating a state of the programmable latch? 6 Α. Yes. 7 We've been going guite a while. I just Ο. 8 realized that. Sorry. Would you like to take a break? 9 Α. I'm -- your call. 10 MR. JONES: Yeah. Let's take a short break. Ι 11 could use one. 12 (Recess taken from 10:37 a.m. to 10:47 a.m.) 13 BY MR. ANDERSON: 14 Okay. Could you please turn to column 5, line 0. 15 51 of the '492 patent. Do you see at line 51 it says, 16 "In some embodiments, diode 234 is omitted"? 17 I see that. Α. 18 Is there a figure in the '492 patent that shows Q. 19 an embodiment where the diode is omitted? 20 Α. I think to the extent that the figures are 21 illustrative of embodiments, if you have a discussion 22 about Figure 2A and you describe that there's an 23 embodiment that is similar to that but the diode is 24 omitted, then Figure 2A is serviceable for that 25 discussion.

1 So if the diode 234 in Figure 2A were omitted Ο. 2 from Figure 2A, would you agree that the resulting 3 circuit corresponds to the embodiment that's being described at column 5, line 51? 4 The column -- the column 5 embodiment is 5 Α. describing a specific embodiment. It doesn't describe 6 7 what other features of that embodiment has. For the 8 purposes of claim construction I looked at the claims, 9 not arbitrary portions of embodiment. 10 So the embodiment that's in column 5 at line 0. 11 51, do you understand that embodiment to still retain 12 the rest of the structural features shown in Figure 2A 13 aside from the diode? 14 I understand those embodiments to have the Α. 15 diode omitted, and that is the extent to which we can 16 understand a specific feature of that embodiment. 17 0. Okay. So if we look at column 5, line 52 it 18 says, "Nevertheless, if the fuse F1 is nonconductive, 19 the terminal OUT is at ground before power-up." 20 So if the '492 patent is discussing fuse F1 and 21 the terminal OUT at line 52 and 53, what fuse F1 and 22 what terminal OUT is the '492 patent talking about 23 there? 24 Α. Well, it's talking about an embodiment that 25 they are discussing. I'm going to point out that fuse

Page 55

	Page 56
1	F1 and the terminal OUT exists in multiple figures and
2	could exist in other embodiments.
3	Q. So does the embodiment that starts at column 5,
4	line 51 include an inverter?
5	MR. JONES: Objection to form.
б	THE WITNESS: Again, the text at line at
7	column 5, line 51 and onward are describing an
8	embodiment where the diode is omitted. I don't see any
9	mention of inverters. We would have to look at
10	embodiments in the claims to understand whether the
11	claims themselves require inverters.
12	BY MR. ANDERSON:
13	Q. Okay. Let's look at claim 14.
14	Is there a figure in the '492 patent that you
15	think is representative of the elements that are
16	included in claim 14?
17	MR. JONES: Objection to form.
18	THE WITNESS: Again, I analyze the claim as a
19	claim. I'm not trying to tie it to a specific figure.
20	BY MR. ANDERSON:
21	Q. Does Figure 2A disclose a circuit that includes
22	all the elements that are recited in claim 14?
23	A. That sounds like you're asking an infringement
24	opinion, and I'd have to look at the specific circuiting
25	question in order to understand whether it practices

Page 57 1 claim 14. 2 Okay. You have the circuits in Figure 2A, so 0. 3 let's step through claim 14 and see if we can find the 4 respective elements in Figure 2A. 5 So do you understand Figure 2A to show a 6 programmable latch? 7 Α. Yes. I see a programmable latch. 8 And how do you know that that latch is a 0. 9 programmable latch? 10 I would say because the description of Figure Α. 11 2A in the patent specification describes it as a 12 programmable latch and the fuse element F1 is 13 programmable. 14 And does the circuit in Figure 2A include a 0. 15 first terminal for receiving a constant nonground 16 voltage throughout operation of the latch? 17 Α. That is unclear from Figure 2A. 18 And what is unclear about that? Ο. 19 Well, as you'll note, the construction we're Α. 20 using for throughout operation of the latch means at all 21 times during circuit operation without being disabled. 22 Ο. Okay. 23 And that information is not salient from Figure Α. 24 2A. 25 And when you say "that information," what Q.

Page 58 1 information are you referring to in the construction? 2 Whether it is receiving a constant nonground Α. 3 voltage at all times during circuit operation without 4 being disabled. 5 Is the EVCC signal provided in Figure 2A Ο. 6 throughout operation of the circuit shown in Figure 2A? 7 Α. That's not made clear by Figure 2A. 8 What do you understand the EVCC signal to be in Ο. 9 the context of Figure 2A? 10 We can look at the exact description of Figure Α. 11 2A and the description of Figure 2A which I'm going to 12 note again is not claim -- is not directly being 13 analyzed for here. I'm looking at claim 14 whether I'm 14 looking at claim 14, not Figure 2A. 15 My -- so I'll just repeat the question. 0. What 16 is the EVCC signal 214 in Figure 2A? 17 It is described as the external power supply Α. 18 voltage, the EVCC. 19 Is the external power supply voltage EVCC 214 a Q. 20 voltage that will be a constant nonground voltage supply 21 throughout operation of the integrated circuit that includes the circuit shown in Figure 2A? 22 23 Again, using the proper construction it is not Α. 24 clear that it is available at all times during circuit 25 operation without being disabled as that term is

<sup>1</sup> described in the specification.

Q. Is the circuit of Figure 2A able to operate
<sup>3</sup> without any power supply being provided to it?

A. I think we -- as a general matter of
semiconductors outside of the scope of this patent,
semiconductors are said to operate when power is
applied.

<sup>8</sup> Q. Right. So is the circuit of Figure 2A capable <sup>9</sup> of operation without any power being supplied on the <sup>10</sup> EVCC terminal?

A. Again, as a generic matter, outside of the analysis of claim 14, I'm going -- I think it's safe to assume that any semiconductor is -- cannot operate without being powered.

Q. So throughout operation of the circuit shown in Figure 2A, EVCC is necessarily a positive nonground voltage, is it not?

A. That is not clear from the specifications
 description of what throughout operation of the latch
 means.

Q. I'm sorry. I don't think I said throughout
 operation of the latch.

Speaking of the circuit that's shown in Figure
A and 23 that circuit is operating, isn't it necessary
for EVCC to be a nonground voltage?

Page 60 1 Again, without confining ourselves to claims or Α. 2 any specific figure, if there is a semiconductor and you 3 represent to me that it's operating, I think I can 4 safely assume it's powered. 5 So if the circuit of Figure 2A is operating, 0. 6 then EVCC is going to be a positive nonground voltage; 7 correct? 8 I think there are embodiments wherein, for Α. 9 instance, Figure A where VINT is less than ground. 10 I'm sorry. I'm specific to Figure 2A here. Ο. So 11 if the circuit of Figure 2A is operating, then EVCC is 12 going to be a positive nonground voltage; correct? 13 MR. JONES: Objection to form. 14 If the circuit is operating, then THE WITNESS: 15 the value of EVCC is whatever voltage is required to 16 make the circuit operate. 17 BY MR. ANDERSON: 18 Can it be ground? Ο. 19 I would say that the circuit still could be Α. 20 made to work if you apply the negative voltage to where 21 the ground terminals were in Figure 2A. And again, 22 speaking strictly about the circuit in Figure 2A, any 23 semiconductor vice requires a potential difference in 24 order to operate, and it is not necessarily aware of the 25 absolute value of those potential differences.

Q. So going back to claim 14, assuming that EVCC is a positive nonground voltage and VINT is also a positive nonground voltage, does the terminal 212 where VINT is constitute a first terminal for receiving a constant nonground voltage throughout operation of the latch?

Page 61

7

A. That's not clear.

8

Q. What aspect of it is not clear?

A. Throughout operation of the latch aspect is
 unclear.

Q. Is that because the VINT signal can be enabled or disabled?

A. That is because the patent describes the
 conditions which constitute a throughout operation of
 the latch.

Q. What are the conditions that constitute throughout operation of the latch?

18 So I'm going to refer you to column 4, line 66 Α. 19 through column 5, line 7. It notes that at the 20 conclusion at the end of this paragraph is that VINT 21 voltage is under this condition a constant value 22 throughout the operation of the integrated circuit, and 23 those conditions are described in the paragraph above 24 which is that there are selective generators, some of 25 which can be disabled but the particular generator that

Page 62 1 supplies VINT is not disabled. So the condition is the 2 not being disabled in the presence of circuitry which 3 can be disabled. I want to make sure I understand this. 4 Ο. So 5 you're saying that VINT can be enabled or disabled 6 according to this portion of the '492 patent, namely 7 column 4, line 66 through column 5, line 7? 8 Α. No. 9 Ο. Okay. Does the description in the '492 at 10 column 4, line 66 through column 5, line 7, refer to 11 Figure 2A? 12 It refers to some embodiments. It -- that's Α. 13 the extent to which it refers to anything else. 14 Is it referring to embodiments that are Ο. 15 synchronous DRAM embodiments? 16 It is discussing the synchronous DRAM Α. 17 embodiments, but certainly the situation of the VINT 18 voltage being a constant value throughout the operation 19 of the integrated circuit could exist in other devices. 20 Does the paragraph that starts at column 4, Ο. 21 line 66 and ends in column 5, line 7 use the term 22 "throughout operation of the latch"? 23 Α. I believe it does. When they're saying 24 throughout the operation of the integrated circuit, 25 that's -- that's synonymous.

Page 63 1 Does that go both ways? So in the construction Ο. 2 that says "throughout the operation of the circuit," 3 does that mean throughout operation of the latch? Well, we're talking about the term "VINT" here, 4 Α. 5 so it would be throughout the operation of circuitry 6 which is powered by the VINT voltage. 7 In synchronous DRAM embodiments that include Ο. 8 several generates 213, is each of those generators going 9 to generate a different VINT signal? 10 MR. JONES: Objection to form. 11 There is no specification in THE WITNESS: 12 the -- in column 4:66 through 5:7 regarding the voltages 13 provided by the other generators. 14 BY MR. ANDERSON: 15 Let's go back to claim 14. If VINT is 0. 16 generated as is discussed at the bottom of column 4 and 17 the top of column 5, the paragraph that we just 18 referenced, column 4, lines 66 through column 5, line 7, 19 if VINT is generated according to that paragraph in 20 Figure 2, does the VINT terminal constitute a first 21 terminal for receiving a constant nonground voltage 22 throughout operation of the latch in the context of 23 claim 14? 24 Again, to ascertain whether a particular device Α. 25 practices claim 14, I need to see the device. Your

1 question seemed to ask whether if the terminal 2 corresponded to -- I'm sorry. If the voltage generator 3 corresponded to the language in column 4:66 through 5:7 4 and satisfied the condition, the VINT voltage is a 5 constant value throughout the operation of the 6 integrated circuit. Then by definition it is a constant 7 value throughout the operation of the circuit, and so 8 the property follows from the definition.

Q. Is it your opinion that based on Figure 2A you
 cannot tell whether the terminal 212 is a terminal for
 receiving a constant nonground voltage throughout
 operation of the latch as that language is used in claim
 14?

A. Again, speaking just to the description as
 provided in Figure -- of Figure 2A, there is no
 description of other generators that are disabled while
 the VINT generator is -- remains enabled.

Q. Is it your understanding that in order to satisfy the first terminal limitation in claim 14 you have to have multiple voltage generators within the integrated circuit?

A. Well, it's my understanding that the language of the limitation must be met. The limitation language throughout operation of the latch appears once and only once in the specification, and it has a meaning which is that that particular voltage is not disabled when others are disableable. That is the direct language from column 4:66 through 5:7. So again, conducting a -- if I were to conduct an infringement analysis, that could would be the correct way to ascertain whether the limitation is met.

Page 65

Q. So is it your understanding that, in order to satisfy the first terminal limitation in claim 14, you would have to have multiple voltage generators within the integrated circuit?

A. I think in order to correspond to the language in column 4, which I think we can read directly so that -- make sure this is absolutely accurate --

Q. I think my question was about the limitation in claim 14. So does the limitation in claim 14 require that the integrated circuit that includes the programmable latch necessarily has multiple internal voltage generators?

19 I think it requires, as the language says, that Α. 20 at least one generator is enabled throughout the circuit 21 operation. It's never disabled. And that at least one 22 generator being the VINT generator. And the fact that 23 it is not disabled at any point affords it the 24 description of providing a constant value throughout the 25 operation.

Q. Does the limitation in claim 14 require that the integrated circuit that includes the programmable latch necessarily has multiple internal voltage generators?

5

MR. JONES: Objection. Asked and answered.

б Again, the limitation of the THE WITNESS: 7 claim simply requires that it meet the language as -- of 8 the -- throughout the operation as it's described in the 9 specification which is to say that at least one 10 generator is enabled throughout circuit operation and 11 that by -- by meeting that requirement, the voltage 12 generated therein is a constant value throughout the 13 operation of the integrated circuit. That's the 14 requirement.

<sup>15</sup> BY MR. ANDERSON:

Q. So only one voltage generator is required in order to satisfy the provision of a constant nonground voltage throughout operation of the latch in claim 14; is that correct?

MR. JONES: Objection to form.

THE WITNESS: Again, claim 14 -- and I'm reading the first limitation -- says "a first terminal for receiving a constant nonground voltage throughout operation of the latch." That's for receiving a constant nonground voltage.

20

Reviewing the language of the specification to
understand throughout the operation of the latch, go to
column 4:66 through 5:7. It says that "at least one
generator 213 is enabled throughout the circuit
operation in order to power circuits that are never
disabled."

Page 67

And this "at least one generator," the VINT
8 voltage in this case has a constant value throughout the
9 operation of the integrated circuit. That is the
10 requirement to meet the limitation.

<sup>11</sup> BY MR. ANDERSON:

12

13

Q. Can you look at Figure 4 of the '492 patent. A. Figure 4. Okay.

Q. Assume that an integrated circuit includes the internal voltage generator shown in Figure 4, and EVCC is the external power supply, and that is the only VINT generator included in the integrated circuit.

Would the VINT signal shown in Figure 4 be a
constant nonground voltage that is provided throughout
operation of the latch, assuming that VINT connected to
the VINT terminal of Figure 2A?

A. Well, there was a lot of supposing there, but my answer is that in order to ascertain whether there is actual practice of the claim, that's an infringement opinion, and I'm going to need to see the device, the

Page 68 1 whole device. 2 Well, the whole device is Figure 2A plus Figure 0. 3 4. That's a programmable latch with an internal voltage 4 generator. Is there anything else that's necessary to 5 6 practice claim 14? 7 Well, in order to provide an infringement Α. 8 opinion on 14, I need to see the device. 9 Ο. I'm not asking for an infringement opinion. 10 I'm asking if Figures 2A and 4 together support claim 14 11 of the '492 patent. 12 MR. JONES: Objection to form. 13 THE WITNESS: Again, if you're asking me if 14 something supports or conforms to claim 14, I'm sorry. 15 That's an infringement opinion, and I would need to see 16 the device in order to understand that. 17 BY MR. ANDERSON: 18 So you cannot map claim 2A to claim 14? Q. 19 MR. JONES: Objection to form. 20 THE WITNESS: As I've stated, Figure 2A is not 21 claim. It's a figure. 22 BY MR. ANDERSON: 23 Yes. It's a figure that includes a number of 0. 24 circuit elements; correct? 25 Figure 2 does have a number of circuit Α.

1 elements.

2 And you cannot tell from looking at Figure 2A 0. 3 whether or not the VINT terminal corresponds to a first terminal for receiving a constant nonground voltage 4 5 throughout operation of the latch shown in Figure 2A 6 when the internal voltage generator shown in Figure 4 is 7 used as the VINT generator 213 in Figure 2A? You're 8 unable to determine whether or not VINT satisfies that 9 claim element? 10 Α. I am unable to provide an infringement opinion 11 on -- unless I see the entirety of the device. 12 I didn't --Ο. 13 Α. And have all the supporting materials for it. 14 I didn't ask for an infringement opinion. I'm Ο. 15 asking whether or not what's shown in Figure 2A would 16 constitute a first terminal for receiving a constant 17 nonground voltage throughout operation of the latch in 18 the context of claim 14. 19 What else beyond what's in Figure 2A do you 20 need to know in order to make that determination? 21 If you're asking me anything in the context of Α. 22 claim 14, you're asking me an infringement opinion. So 23 I think I've already answered the question. 24 Okay. So it -- do you have an opinion as to Ο.

<sup>25</sup> whether or not -- no. Strike that.

Page 70 1 Does Figure 2A disclose a first terminal for 2 receiving a constant nonground voltage throughout 3 operation of the latch? 4 MR. JONES: Objection. Asked and answered. 5 I think I've already said that's THE WITNESS: 6 unclear. 7 BY MR. ANDERSON: 8 So you do not know whether or not Figure 2A 0. 9 discloses a first terminal for receiving a constant 10 nonground voltage throughout operation of the latch as 11 that term is used in claim 14? 12 Objection. Asked and answered. MR. JONES: 13 THE WITNESS: Yeah. Whether that limitation is 14 met is based on the entirety of the device matching the 15 properly construed language. 16 BY MR. ANDERSON: 17 Does Figure 6 disclose a first terminal for Ο. 18 receiving a constant nonground voltage throughout 19 operation of the latch? 20 Again, that's also unclear. Α. 21 Can you point to any figure in the '492 patent Ο. that discloses a first terminal for receiving a constant 22 23 nonground voltage throughout operation of the latch? 24 Α. There's no need to point to a figure because 25 it's specified in the specification what that means.

And it is specified, as I said, column 4, line 66
 through column 5, line 7.

Q. I didn't ask whether there was a need to point to a figure. I asked can you point to any figure in the '492 patent that discloses a first terminal for receiving a constant nonground voltage throughout operation of the latch.

8 The properly construed term throughout Α. Okay. 9 operation of the latch means at all times during circuit 10 operation without being disabled. Figures are figures. 11 Devices are devices. And the devices will describe 12 under what conditions they are or are not disabled which 13 is why I repeat if you are asking an infringement 14 opinion, I need to see the device.

Q. If EVCC is a constant nonground voltage throughout operation of the latch, can you point to any figure in the '492 patent that discloses a first terminal for receiving a constant nonground voltage throughout operation of the latch?

MR. JONES: Objection to form.

THE WITNESS: Again, the support for that comes from the specification which is describing some embodiments. Those embodiments could be any of the figures.

20

Page 71

<sup>1</sup> BY MR. ANDERSON:

2 So if EVCC is a constant nonground voltage 0. 3 throughout operation of the latch, can you point to any 4 figure in the '492 patent that discloses a first 5 terminal for receiving a constant nonground voltage 6 throughout operation of the latch? 7 MR. JONES: Objection to form. 8 Again, any figure in the context THE WITNESS: 9 of the specification language, column 4, line 66 through 10 column 5, line 7 describes the aspect throughout the 11 operation of the latch.

<sup>12</sup> BY MR. ANDERSON:

Q. So if EVCC is a constant nonground voltage throughout operation of the latch, is the VINT signal in Figure 4 a constant nonground voltage throughout operation of the latch?

A. I don't see anything in the language that describes throughout the operation of the latch, so that's column 4, line 66 through column 5, line 7 that describes EVCC.

Q. I provided a very specific limitation on EVCC.
 EVCC -- assume EVCC is a constant nonground voltage
 throughout operation of the latch.

<sup>24</sup> With that assumption looking at Figure 4, will
 <sup>25</sup> VINT also necessarily be a constant nonground voltage
Page 73 1 throughout operation of the latch? 2 Α. I'm looking to the necessary specification for 3 the definition of throughout operation of the latch. EVCC is not described, and so what -- there's no 4 5 specification support for understanding what it means for EVCC. 6 7 Ο. Okay. Do you understand, when I say assume 8 EVCC is a constant nonground voltage throughout 9 operation of the latch, what does that mean about EVCC 10 according to your understanding of claim 14? 11 MR. JONES: Objection to form. 12 THE WITNESS: It means to me that you're trying 13 to add to the specification. 14 BY MR. ANDERSON: 15 Does the '492 patent describe any voltages that Ο. 16 are constant nonground voltages that are provided 17 throughout operation of the latch? 18 In column 4, line 66 through column 5, Yes. Α. 19 line 7 describes VINT, and it only describes VINT as a 20 constant voltage throughout the operation. 21 And how is VINT generated in the context of 0. 22 what the '492 patent describes in column 4, line 66 23 through column 5, line 7? 24 The '492 patent in column 4, line 66 through Α. 5:7 describes a -- at least one generator used to 25

<sup>1</sup> generate VINT.

Q. Can that generator be the generator in Figure 4 of the '492 patent?

A. Again, for a specific design that, you know,
outside the scope of the -- of any claim analysis,
whether a specific internal voltage generator is
appropriate for a specific design, we'd have to look at
the design to understand that.

9 Q. Can the generator that's used to generate VINT 10 that is a constant value throughout operation of the 11 integrated circuit be realized with the circuit shown in 12 Figure 4?

<sup>13</sup> A. That's unclear.

Q. What would you need to know to make it clear beyond what's shown in Figure 4?

<sup>16</sup> A. A design of the product.

<sup>17</sup> Q. The entirety of the product?

A. Well, minimally the power aspects of the
 product.

Q. And what aspects of the power aspects of the product would you need to know in order to determine whether or not the VINT signal in Figure 4 could be a constant value throughout operation of the latch?

A. Your earlier question was whether it was an
 appropriate design.

So are you changing the question, or are you asking whether it is -- whether Figure 4 corresponds to some language?

Q. Beyond what's shown in Figure 4 of the '492
patent, what would you need to know in order to
determine whether the VINT signal generated by Figure 4
could constitute a constant nonground voltage throughout
operation of the latch?

A. Regardless of Figure 4, the determination of
 whether VINT corresponds a constant nonground voltage
 throughout the operation of the latch is analyzed based
 on checking its conformance to the language in column 4,
 line 66 through column 5, line 7.

Q. And how would you go about doing that? How would you determine whether or not it conforms to the language in column 4, line 66 through column 5, line 7?

A. I would look at that language and determine
 whether the device under scrutiny meets the descriptive
 elements of the -- of VINT.

Q. And what are the descriptive elements that you would be looking for?

A. That at least one generator 213 is enabled throughout circuit operation to power circuits that are never disabled. If that condition is met, then VINT is a constant voltage throughout the operation.

1 So if the EVCC signal in Figure 4 is provided 0. 2 by a generator that is enabled throughout circuit 3 operation to power circuits that are never disabled, is 4 the VINT signal 212 in Figure 4 also a voltage that is 5 constant throughout operation of the latch? 6 MR. JONES: Objection to form. 7 THE WITNESS: Again, the '492 specification 8 only speaks to VINT and a property that it must meet in 9 order to be a constant value throughout the operation of 10 the integrated circuit. And I've stated what that 11 limitation is, that at least when generator 213 is 12 enabled throughout circuit operation there is no 13 discussion here about EVCC. 14 BY MR. ANDERSON: 15 I -- that's why I provided the context for EVCC 0. 16 in the question because there isn't specific context as 17 to what EVCC is in the '492 specification other than an 18 external power supply voltage; correct? 19 I'm sorry. Could you rephrase that question? Α. 20 Is there any context for the EVCC signal in the Ο. 21 '492 patent beyond the fact that it describes it as an 22 external power supply voltage? 23 Well, I could search the entire patent for --Α. 24 to see if there's any other descriptions. I think we've 25 already established based on an earlier question that

Page 76

<sup>1</sup> the column 3 language defines the external power supply <sup>2</sup> voltage EVCC.

Page 77

Q. Do you understand that to be a power supply
 rail as you use that term in your declarations?

<sup>5</sup> A. Maybe you can point to the exact location in my <sup>6</sup> declaration where I'm using the term "rail."

Q. We'll get there. Let's go back to claim 14.
 Does Figure 2A disclose a second terminal for
 receiving a voltage in the context of claim 14?

A. The description of Figure 2A outside of the
 context of any claims describes the ground terminal as
 the second terminal.

Q. Does Figure 2A show an inverter having an input connected to the terminal T1 and an output connected to the control terminal of the variable impedance path as reciting in claim 14?

MR. JONI

MR. JONES: Objection to form.

THE WITNESS: Again, outside of the scope of the claims, Figure 2A is described as having the inverter 120, and the inverter 120's input is connected to out in Figure 2A, and the output is seen as the node out bar.

<sup>23</sup> BY MR. ANDERSON:

Q. I'm sorry. You said outside the scope of the claims.

17

Page 78 1 What is causing you to put that caveat on your 2 answer? 3 Because figures are not claims. Α. 4 But is it your understanding that claims recite 0. 5 structural limitations that define the scope of the invention? 6 7 Α. I understand that the scope --8 Objection to form. MR. JONES: 9 THE WITNESS: I understand that the scope of 10 the invention is written in the claims. 11 BY MR. ANDERSON: 12 So when your previous answer regarding the Ο. 13 inverter 120 in Figure 2A, are you saying that Figure 2A 14 does not disclose the inverter claimed in claim 14? 15 I'm saying that Figure 2 is a figure, and if Α. 16 there is a specific system that we want to analyze for 17 infringement or for practice of claim 14, then we have 18 to look at that system. 19 Do you need to understand the entirety of a Ο. 20 system that includes the programmable latch of claim 14 21 in order to understand the scope of claim 14? 22 I think you need to understand the entire Α. 23 system in order to determine whether a limitation of 24 claim 14 is met. 25 So you can't determine whether Figure 2A Q.

1 discloses the inverter claimed in claim 14 just looking 2 at Figure 2A? 3 Again, the inverter in claim 14 has elements Α. 4 associated with it. The limitation is -- goes on for 5 several lines. It's inappropriate to describe a figure 6 as corresponding to a claim. 7 Ο. Why is that inappropriate? 8 Because the specification contains additional Α. 9 information. 10 And would that information help support the Ο. 11 mapping of various elements in Figure 2A to structural 12 limitations in the claim? 13 Mapping elements to a claim would be done as Α. 14 part of an infringement analysis. 15 Do you understand that figure -- or that the 0. 16 '492 patent needs to provide a description sufficient to 17 support the claims that are included in the '492 patent? 18 Α. I understand that the description must support 19 the claims. 20 Can you show me where the inverter that's Ο. recited in claim 14 is described in the '492 patent? 21 22 I'm scanning the specification for the language Α. 23 that includes the complete language of the last 24 limitation of claim 14 with the pull-up and pull-down 25 devices where at least one of them is connected. Ιf

Page 79

Page 80 1 you've already identified that, I'd be happy to take 2 your point; otherwise I'm going to answer the question 3 by continuing to scan for that language. 4 It's not a long patent. Please go ahead and 0. 5 look for it. б Α. I'm going to look from the back because I know 7 it's -- I'm just skimming over it. I'm looking for a 8 reference to inverter 120. Okay. Here we go. This is 9 column 3, line 24 through 32. 10 And the passage you just referenced is 0. 11 describing Figure 2A; correct? 12 Α. It's describing Figure 2A. Yes. 13 So based on the description in the '492 patent Ο. 14 at column 3, lines 24 to 26, does Figure 2A show an 15 inverter as recited in claim 14? 16 So the inverter of claim 14, if we take just Α. 17 that limitation, an inverter having an output connected 18 to the terminal T1, et cetera, also requires that the 19 output control a variable impedance path, so we need to 20 find support language for the various -- for the 21 variable impedance path as well. 22 Is there a variable impedance path shown in Ο. 23 Figure 2A of the '492 patent? 24 In Figure 2A there is a variable impedance Α. 25 path, yes.

Page 81 1 And what is the variable impedance path that's 0. 2 recited in claim 14 in Figure 2A of the '492 patent? 3 Α. The variable impedance path of Figure 2A with respect only to Figure 2A is the NMOS transistor 110. 4 5 So in limiting it to only being in the context 0. 6 of Figure 2A, are you saying that the transistor 110 7 does not constitute a variable impedance electrical path 8 as that is recited in claim 14 of the '492 patent? 9 Α. I'm saying that determining whether the 10 limitation of claim 14 met is an infringement analysis 11 that involves looking at the device. 12 Where is the support in the '492 patent for the Ο. 13 variable impedance electrical path that's recited in 14 claim 14 of the '492 patent? 15 I'm searching for the term variable impedance, Α. 16 but I know it's used to refer to element 110. 17 Element 110 in Figure 2A? Q. Element 110 in Figure 2A is referred to as a 18 Α. 19 variable impedance path. 20 And in claim 14, the variable impedance Ο. 21 electrical path is connected between the terminal T1 and 22 a second terminal. 23 What do you understand the second terminal to 24 be in the context of claim 14? 25 Claim 14 simply describes the second terminal Α.

<sup>1</sup> receiving a voltage, presumably distinguishing it from <sup>2</sup> the first terminal.

Q. Where is the support in the '492 patent for a second terminal that receives a voltage that's different than the voltage that's received on the first terminal?

A. Let me preface my answer by saying I've said that the first -- the second terminal was distinct from the first terminal. I did not say the first voltage was distinct from the second voltage. Maybe you'd like to rephrase the question with that understanding.

Q. Is there support in Figure 2A of the '492
 patent for the second terminal recited in claim 14?

<sup>13</sup> A. I believe there is, and I'm going to ask you to <sup>14</sup> confirm that you would like me to search for it before I <sup>15</sup> start.

Q. Please tell me what you think in Figure 2A that supports the recited second terminal for receiving a voltage in claim 14.

A. Again, I can search for the description of
 Figure 2 and find a description of the second terminal
 if that's what you'd like me to do. That discussion
 will be limited to Figure 2- -- 2A.

Q. Where is a second terminal for receiving a voltage as recited in claim 14 disclosed in the '492 patent?

## Page 82

A. So the Figure 2A description actually describes
 a ground terminal. I am searching for whether the
 Figure 2A description uses the term "second terminal."
 I don't believe it does.

Page 83

Q. So does Figure 2A disclose the claim second
 terminal recited in claim 14? I think that's a
 yes-or-no question. Does Figure 2A disclose the second
 terminal recited in claim 14?

A. Again, claim 14 stands on its own. The Figure
 2A has a terminal VINT and a terminal ground, and they
 are described in the specification with reference to
 Figure 2A.

13 Ο. So does Figure 2A disclose the second terminal 14 recited in claim 14 of the '492 patent? When I asked 15 you for support where the second terminal was, you 16 referred me to the ground terminal in Figure 2A. Т 17 assume that by doing so, you meant to indicate that the 18 ground terminal in Figure 2A would correspond to the 19 second terminal even though it's not described as a 20 second terminal in the specification.

Does the ground terminal in Figure 2A correspond to a second terminal for receiving a voltage in claim 14 of the '492 patent?

A. Again, I think claim 14 stands on its own, and figure -- Figure 2A is described in the specification. So whether or not a specific entity has a first terminal and a second terminal, that's up to the entity.

Page 84

Q. Does Figure 2A have a second terminal for receiving a voltage as recited in claim 14? You pointed me to the ground terminal before. Is that a second terminal for receiving a voltage as that term is used in claim 14?

8 Again, claim 14 has many limitations. Α. If we 9 limit ourselves only to the description from Figure 2, I 10 think it's -- it would be correct to say that the VINT 11 terminal could be considered a first terminal and that 12 the ground terminal can be considered a second terminal. 13 Ο. So if we limit ourselves to the description of 14 Figure 2A, can we find all of the elements of claim 14 15 in Figure 2A? 16 MR. JONES: Objection to form. Asked and 17 answered. 18 THE WITNESS: I think we already covered that 19 the very first limitation of claim 14 requires more 20 information. 21 BY MR. ANDERSON: Is the only limitation that's in claim 14 that 22 0. 23 requires looking outside of Figure 2A the limitation 24 that is a first terminal for receiving a constant 25 nonground voltage throughout operation of the latch?

<sup>1</sup> Let me rephrase.

2	Can you determine that Figure 2A discloses all
3	of the limitations of claim 14 on its face with the
4	exception of the first terminal for receiving a
5	nonground voltage throughout operation of the latch?
6	A. Again, whether a specific element meets
7	whether a specific design meets claim 14 is, I think, an
8	infringement opinion, and I think I've described at
9	least that the that the aspect throughout operation
10	of the latch which is present in claim 14 would be
11	something that requires an understanding of the
12	operation.
13	Q. So Figure 2A shows a second terminal for
14	receiving a voltage in the ground terminal; correct?
15	A. I think the
16	MR. JONES: Objection. Asked and answered.
17	THE WITNESS: Again, I think the description of
18	Figure A describes a one voltage provided at VINT,
19	and it describes it describes the ground terminal
20	which I can search for if you desire.
21	BY MR. ANDERSON:
22	Q. And you indicated earlier that the terminal OUT
23	in Figure 2A corresponds to the terminal T1 as that term
24	is used in the claims of the '492 patent; correct?
25	A. I believe the description is clear on that

Page 86 1 aspect that a -- the terminal T1 is in the claims 2 defined as an element that exists between the 3 programmable element and the variable impedance device. 4 And that's consistent with the out terminal in 0. 5 Figure 2A that's between the fuse F1 and the variable 6 impedance path 110; correct? 7 In Figure 2A the out terminal is located Α. Yeah. 8 between the fuse F1 and the variable impedance device 9 110. 10 Do you believe that mapping a claim to a figure 0. 11 in the patent application that includes the claim is an 12 infringement analysis? 13 MR. JONES: Objection to form. 14 THE WITNESS: I believe that asking whether 15 something meets a particular claim is an infringement 16 analysis. 17 BY MR. ANDERSON: 18 So asking you whether or not Figure 2A shows an Ο. 19 embodiment that includes all of the elements of 20 figure -- or of claim 14 is an infringement analysis in 21 your mind? 22 I'm sorry. Could you rephrase that? Α. 23 Asking you whether the circuit shown in Figure 0. 24 2A includes all of the elements of claim 14 is an 25 infringement analysis in your mind.

	Page 87
1	Is that correct?
2	A. Asking for specification support of the
3	elements of claim 14 is not an infringement analysis.
4	Q. Okay. Is it your understanding that the
5	figures of the '492 patent are part of the
б	specification?
7	A. Yes. I would consider them part of the
8	specification.
9	Q. So when you look to Figure 2A, you're able to
10	rely on connections shown in Figure 2A to provide
11	support for those connections in the claims; correct?
12	A. I look to the specification's description of
13	the figure to understand what the figure means.
14	Q. So if the specification didn't say that the
15	input to the inverter 120 was connected to the terminal
16	OUT in Figure 2A, could the '492 patent support a claim
17	that recites that connection?
18	A. Again, I'm not a lawyer.
19	MR. JONES: Objection to form.
20	THE WITNESS: My understanding is that the
21	specification must provide support for the claims.
22	BY MR. ANDERSON:
23	Q. And the figures are part of the specification;
24	correct?
25	A. Figures are part of the specification.

	Page 88
1	Q. Is there any support for the first terminal for
2	receiving a constant nonground voltage throughout
3	operation of the latch in the '492 patent outside of
4	column 4, line 66 through column 5, line 7?
5	A. It's my belief that the only place where
6	throughout the operation is used and defined is in that
7	section of the specification. So specifically column 4,
8	line 66 through column 5, line 7. I am willing to
9	conduct a search if that's what you desire, but it's my
10	understanding that that's the only place it's mentioned.
11	MR. ANDERSON: We've been going quite a while.
12	It's about noon.
13	Do you want to take a break?
14	MR. JONES: Sure. Let's go off the record.
15	(Luncheon recess taken from 12:01 p.m. to
16	12:51 p.m.)
17	000
18	
19	
20	
21	
22	
23	
24	
25	

~ ~

	Page 89
1	AFTERNOON PROCEEDINGS:
2	
3	BY MR. ANDERSON:
4	Q. So prior to the break, we were talking about
5	Figure 2A a bit, and one of the things that we discussed
6	was how the diode 234 allows the voltage on the node out
7	to be dissipated if there's more voltage on node out
8	than there is on VINT.
9	Do you recall that conversation?
10	A. It wasn't immediately prior to the break, but
11	yes, we had that discussion.
12	Q. Okay. So the diode provides a mechanism for
13	dissipating charge on node out in the embodiment shown
14	in Figure 2A; correct?
15	A. So you switched to dissipating charge from
16	dissipating voltage, so I'm going to ask you to clarify
17	if that was intentional.
18	Q. It wasn't intentional. But would dissipating
19	charge on the node out necessarily dissipate the voltage
20	at node out as well?
21	A. So the way that a diode dissipates charge is
22	that charge will leak through the diode as long as the
23	diode is conductive. The voltage will correspond to the
24	I-V curve for that diode given the current the
25	current level.

Page 90 1 So in the embodiment of Figure 2A, does the Ο. 2 diode 234 dissipate charge from the node out? 3 Yes. It will dissipate accumulated charge if Α. 4 that charge would cause the voltage to exceed the 5 threshold voltage of the diode. 6 And when it dissipates that charge, does the Ο. 7 diode 234 also dissipate the voltage at the terminal 8 OUT? 9 Α. I would say as it is dissipating that charge, 10 the voltage is being lowered in correspondence to the 11 I-V curve of the diode. 12 And when you say the voltage is being lowered, 0. 13 would you understand that to be dissipating the voltage? 14 I think that's a fair statement. Yes. Α. 15 Okay. So in the embodiment shown in Figure 2A, Ο. 16 if we assume that the diode 234 is not present, can you 17 assume that? 18 Α. Yes. 19 0. Okay. So if that's the case and there is 20 charge at the node out, how can that charge be 21 dissipated from the node out? 22 MR. JONES: Objection to form. 23 So it sounds like you're asking THE WITNESS: 24 on an arbitrary node that has charge on it how does that 25 charge leak if -- how does that charge dissipate if

<sup>1</sup> there is no diode? Am I understanding that correctly?
<sup>2</sup> BY MR. ANDERSON:

Q. Yes. With the understanding that I'm speaking specifically about the node out. So if there's charge on out and the diode isn't present, how is the charge at terminal OUT dissipated?

7 Well, speaking in general, any semiconductor Α. 8 that has a charge node, unless that node is 9 reenforced -- so it's driven is the term I think we used 10 previously -- the charge will tend to dissipate over 11 time if there's no activity in the circuit. The 12 mechanism by which it does that is a few different ways. 13 One would be -- for instance, there's going to be 14 channel leakage through Device 110. Even though that 15 device is off, there's going to be a finite but a quite 16 high resistance in that channel simply because it is 17 made of a semiconductor material.

Q. Can I interrupt you briefly? I just want to make sure I understand.

When you say channel leakage, did you mean, then, leakage from the drain of Transistor 110 to the -or from the source of Transistor 110 to the drain of Transistor 110? Is that what you mean by the channel leakage?

A. Well, it's an NMOS device, so I'm going to

25

## Page 91

1 refer to source as the grounded node in this case. But 2 the NMOS device functions essentially as a switch in 3 which the channel is either at high resistance or low resistance depending on whether the device is on or off. 4 5 So even the off device will have a high but noninfinite 6 resistance, and so charge would -- or current would flow 7 from out to ground in that manner. It might take a very 8 long time, and the manner in which it does so or that it 9 does so in a way that's suitable for a specific 10 assumption is indeterminate. We would have to look at a 11 specific implementation.

Page 92

12 There is also -- there is some threshold 13 leakage, so we would look at -- you might be familiar 14 with leakage current that exists in MOS devices 15 especially at lower geometries where we have leakage not 16 from source to drain or drain to source but actually 17 through the gate material. It's essentially a tunneling 18 mechanism. So there is a very small hopefully current 19 which can be sustained, which would be able to be 20 sustained from the out node, say, through the gates of 21 Inverter 210 into the substrates.

The exact levels depend on what the level of the voltage is and also on the quality of the oxides and to what extent there are trapped charges, et cetera. Then we would have to look at -- we would have to look 1 at the fuse itself because even if the fuse is 2 programmed that is cut, the patent anticipates a 3 programmable device, right? So in the event that we're not talking a piece of metal which has been fully cut so 4 5 has infinite resistance, it's possible that, for instance, an electrical -- electrically programmed 6 7 mechanism might have simply incredibly high resistance 8 in its equivalently programmed state.

9 Then we would look at what is hanging off the 10 out terminal, whether that has potential leakage. And 11 anything else basically that is connected electrically 12 to that node we would look at sort of paths to ground or 13 paths to a grounded node. If there's a voltage, if 14 there is a current, it's simply a question of how low 15 that current is. It could be so infinitesimally small 16 that it takes forever to dissipate, or for the purposes 17 of operation it never manages to dissipate.

Q. So one of the means for charge dissipation at out that you mentioned was if the fuse F1 is something other than metal fuse and would provide some path for leakage; correct?

A. Let me rephrase that in a way that I think would be more correct.

<sup>24</sup> Q. Okay.

<sup>25</sup> A. If we anticipate that programming a metal fuse

Page 93

<sup>1</sup> by sublimating the metal creates an absolute open, that <sup>2</sup> could be considered to have infinite resistance, so very <sup>3</sup> incredibly high and would not dissipate charge under any <sup>4</sup> circumstance.

<sup>5</sup> Other implementations of the programmable <sup>6</sup> device would have other construction, and so we would <sup>7</sup> have to look at that construction to understand if there <sup>8</sup> would be similar parasitic paths as I explained for the <sup>9</sup> other devices.

Q. And one of the other devices that you mentioned
 having parasitic paths is the Transistor 110; correct?

A. Maybe a parasitic path is not the right term, but it has a -- it has a less than infinite resistance in its off state. And so even if acting as a switch, it is never fully on or fully off. It's always simply very low resistance or very high resistance in the case of a MOSFET operated in this manner.

Q. So the MOSFET 110, even when it's off it still provides a path from out to ground. It's just a very high resistance path?

A. For the purposes of this patent, it doesn't provide a path that dissipates the charge during ramp up to prevent the node from achieving an incorrect state. It will have some leakage, and whether or not that leakage is sufficient to dissipate a node, well, that's

<sup>1</sup> a time question.

2 I guess, assuming that the latch in Figure 2A Ο. 3 is used in a conventional memory device at the time of 4 the '492 patent, do you have any idea as to how long it 5 would take for charge at the out node to dissipate 6 through 110? 7 I would have to run a spice simulation to Α. 8 determine that. I couldn't even give you an order of 9 magnitude. 10 So looking at Figure 2A and again assuming that 0. 11 diode 234 is not present and assume that fuse 1 is 12 blown, okay, can you assume that? 13 Yes. And I'm going to assume that it's blown Α. 14 in a --15 Such that it's nonconductive? 0. 16 Such that it is an open nonconductive state. Α. 17 Ο. That's a fair clarification. All right. So if 18 charge is accumulated at out under those conditions, 19 would that charge dissipate from the terminal OUT over 20 time? 21 Dissipate -- I'm sorry. Dissipate over? Α. 22 Time. Over some length of time. It would Ο. 23 eventually dissipate; correct? 24 In theory if the power is applied --Α. 25 "disapplied," so removed and we walk away, eventually

there should be no charges on any nodes barring trapped charge on, say, Flash or EPROM cells.

Page 96

Q. And when the charge at out dissipates, the voltage at out is also going to be reduced; correct?

A. Well, the voltage will eventually be reduced, but I should specify that it is not -- it's not kept below any specific threshold or it's not -- it's not reduced in any kind of a controlled manner. It's simply left to dissipate over a very high resistance.

<sup>10</sup> So I wanted to distinguish that from, say, a <sup>11</sup> diode removing dissipating charge wherein the voltage is <sup>12</sup> clamped, and it is kept within a certain range versus <sup>13</sup> the general leakage of a device which is simply going to <sup>14</sup> dissipate current through its very high but not infinite <sup>15</sup> resistance.

Q. So in the situation that we were just discussing where Fuse F1 is blown such that it's an open circuit and the Diode 234 is not present, is there a particular mechanism included in Figure 2A that allows the voltage at node out to be dissipated when power is not supplied?

MR. JONES: Objection to form.
 THE WITNESS: Let me -- Figure 2A and the
 specification support for Figure 2A do not describe any
 of those mechanisms, and I don't think the patent in

	Page 97
1	general describes them. I think we've talked about them
2	in general sort of in the scope of just a generic
3	semiconductor.
4	BY MR. ANDERSON:
5	Q. Could you please turn to column 2 of the '492
6	patent starting around line 26.
7	A. Okay.
8	Q. In this part of the '492 patent, it's
9	explaining that some embodiments do not have a latch
10	initialization signal; correct?
11	A. Yes. With specific reference to Figure 1, the
12	entire paragraph describes the advantage of not having
13	latch initialization signals.
14	Q. And the '492 patent refers to another patent in
15	that paragraph; correct?
16	A. It does. That would be the '107 patent.
17	Q. Have you reviewed the '107 patent?
18	A. I believe I looked at it at one point, but it's
19	not something I remember off the top of my head.
20	Q. I'm going to hand you a copy of U.S. Patent
21	5,566,107 to Gilliam.
22	A. I'd like to take a moment to just peruse it
23	quickly.
24	Q. Yep.
25	A. I have not read through the entire patent, but

Page 98 1 please continue. 2 Do you recall looking at this patent previously Ο. 3 while reviewing the '492 patent? 4 I think I looked at it early on to understand Α. 5 there was an enabled signal. 6 Could you please turn to Figure 3 of the '107 0. 7 Is it okay if I call it Gilliam? patent. 8 I'm holding the '107 patent to Gilliam, so Α. 9 until you tell me to use another document, we'll assume 10 that's . . 11 Okay, perfect. So please turn to Figure 3 of Ο. 12 Gilliam. 13 Α. So I'm at Figure 3. 14 And do you see the activate signal on the upper 0. 15 left portion of Figure 3? 16 I see the activate bar that's labeled as 28. Α. 17 What's the significance of the bar that's over Ο. 18 the activate? 19 MR. JONES: Objection. Outside the scope of 20 the expert's declarations. 21 THE WITNESS: I would say it's -- a bar in general is 22 used in semiconductors to denote something that's active 23 That's -- so outside the scope of all -- you know, low. 24 of just patents in general, that's a nomenclature that's 25 used in the art. Whether -- I probably would want to go

Page 99 1 through the specification to make sure that that's how 2 it's used here, but that's the generally understood 3 method in which it's used. BY MR. ANDERSON: 4 Okay. Can we look back to column 2 of the '492 5 Ο. 6 And do you see at lines 30 to 31, the '492 patent. 7 patent indicates that Gilliam "needs an external 8 'activate' signal for initialization"? Do you see that? 9 Α. I see where you're reading that. 10 Looking at Figure 3 of Gilliam, is the activate 0. 11 signal shown there a latch initialization signal in the 12 context of the '492 patent? 13 MR. JONES: Objection. Outside the scope of 14 the expert's declarations. 15 THE WITNESS: Yeah. That's not something that 16 I have -- that I analyzed as part of forming my opinion. 17 I would have to do a much closer reading of the patent 18 to understand that. 19 BY MR. ANDERSON: 20 So the '492 patent says Gilliam is a circuit Ο. 21 that needs an external activate signal for 22 initialization. 23 Does that suggest to a person of ordinary skill 24 in the art that the activate signal would be an 25 initialization signal?

1	MR. JONES: Same objection.
2	THE WITNESS: I think it means exactly what it
3	says, which is that it needs the external activation
4	signal for initialization.
5	BY MR. ANDERSON:
6	Q. What is a latch initialization signal in the
7	context of the '492 patent?
8	A. It would be a signal that initializes a latch.
9	Q. Outside of Gilliam, does the '492 patent give
10	any examples of latch initialization signals?
11	A. It's my understanding that the '492 patent
12	describes the lack of requiring activation signals as an
13	advantage. Whether it mentions that repeatedly outside
14	of column 2:22 through -32, I can't be sure without
15	scanning the document.
16	Q. Is it your understanding that all of the
17	embodiments in the '492 patent exclude latch
18	initialization signals?
19	MR. JONES: Objection. Outside the scope of
20	the expert's declarations.
21	THE WITNESS: So if you would like to point me
22	to a particular claim, I can tell you whether or not an
23	activation signal is a requirement of that claim.
24	BY MR. ANDERSON:
25	Q. Turn back to Figure 3 of Gilliam.

	Page 101
1	A. I'm there.
2	Q. Do you see that the activate signal 28 is
3	provided to a Transistor 60?
4	A. Yes, I do.
5	Q. And I'll represent to you that Transistor 60 is
6	a PMOS transistor.
7	Are you okay with that?
8	MR. JONES: Objection to form.
9	THE WITNESS: I'm I would want to read
10	through Gilliam to make sure that that is correct.
11	BY MR. ANDERSON:
12	Q. Assume it's a PMOS transistor, okay?
13	A. Again, if I'm going to be asked to draw
14	conclusions based on that, then I would want to go
15	through Gilliam to confirm. Perhaps you can point me to
16	the section of Gilliam that describes Transistor 60.
17	Q. If you go to the bottom of column 3 at Gilliam,
18	at line 62 it says, "Circuit branch 58 includes a switch
19	60 which in one aspect of the invention is a P-channel
20	transistor having its source coupled to power supply
21	terminal 52, its gate coupled to control terminal 54,
22	and its drain coupled to a first input of a fuse circuit
23	62."
24	A. I see where you're reading that.
25	Q. Okay. So switch 60 is, in this example, a

<sup>1</sup> P-channel transistor; correct?

MR. JONES: Objection. Outside of the scope of the expert's declarations.

THE WITNESS: Again, if you're asking me to confirm any element of Gilliam, I am going to want to reread this reference especially in light of the elements of '492 that you're linking it to. I understand my review of this reference was strictly to understand that it had an activate signal.

<sup>10</sup> BY MR. ANDERSON:

Q. Okay. So you haven't formed an opinion as to whether or not the activate signal in Figure 3 of Gilliam would constitute a latch initialization signal as that term is used in the '492 patent; correct?

A. I understand that the patent authors of the
 '492 refer to Gilliam containing an external activate
 signal.

Q. So you haven't formed an opinion as to whether the activate signal in Figure 3 of Gilliam would constitute a latch initialization signal as that term is used in the '492 patent; correct?

A. The mention of Gilliam in the '492 patent says that Gilliam describes a circuit that needs an external activation signal for initialization. That's the extent of the description of Gilliam, and it confirms my <sup>1</sup> understanding that Gilliam requires an external activate <sup>2</sup> signal for initialization.

Page 103

3 So I think my question is simpler. And I'm Ο. just asking if you, yourself, have formed an opinion 4 5 based on what you've read in the '492 patent and what 6 you see in Figure 3 of Gilliam. Have you formed an 7 opinion as to whether the activate signal shown in 8 Figure 3 of Gilliam is a latch initialization signal as 9 that term is used in the '492 patent? It's a yes or no. 10 I have not reached any opinions in this Α. 11 declaration regarding whether or not the signal in 12 Gilliam is a latch initialization signal. 13 Have you formed any opinions that are not Ο. 14 reflected in your declaration in that respect? 15 I have not been asked to provide such opinions. Α. 16 I'm asking if you've formed such an opinion. Ο. 17 Not at this moment. Α. 18 Can you please turn to Figure 3 of the '492 Q. 19 patent. 20 I'm at Figure 3. Α. Okay. 21 And do you see the enable signal EN that is Ο. 22 provided to the transistor 330 on the left-hand side of 23 Figure 3? 24 It's provided to multiple elements, but it is Α. 25 provided to transistor 330.

Page 104 1 Is it your understanding that the enable signal 0. 2 EN has to be asserted high in order for the VINT signal 3 in Figure 3 to be a positive nonground voltage? 4 Well, in order for the comparator that is Α. 5 formed by the differential pair 322 and 326, the enable 6 signal would have to turn on transistor 330. The exact 7 voltage necessary to do so I think is subject to 8 implementation. 9 So if you look at column 4, line 37 of the '492 Ο. 10 patent. 11 I'm sorry. Which line in column 4? Α. 12 It's column 4, line 37. And there it Ο. Sure. 13 says when EN is low (ground), the VINT terminal 22 is at 14 ground. 15 When EN is at EVCC, the terminal 212 provide 16 the voltage between ground and EVCC. 17 Do you see that? 18 Α. I see where you're reading that, yes. 19 Is the EN signal in Figure 3 a latch Q. 20 initialization signal? 21 Could you point to the description of the latch Α. 22 initialization signal in the patent? 23 I think earlier you indicated it was a signal Ο. 24 that was used to initialize the circuit where you just 25 stated the latch. Is that not how you characterized it

<sup>1</sup> before?

2	A. I think I said that it is a signal that
3	initializes a latch.
4	Q. Okay. So is the EN signal in Figure 3 a signal
5	that would initialize the latch?
6	MR. JONES: Objection to form.
7	THE WITNESS: I think that's indeterminate.
8	BY MR. ANDERSON:
9	Q. Why is it indeterminate?
10	A. Because Figure 3 is a voltage generator to
11	generate VINT. So as to whether a latch is initialized
12	or not, that could be a separate matter.
13	Q. If the VINT signal from Figure 3 is provided on
14	the terminal 212 in Figure 2A, is the EN signal a latch
15	initialization signal?
16	MR. JONES: Objection to form.
17	THE WITNESS: I'm not really sure how to
18	interpret that. I think the if the enable signal is
19	high, then VINT will be eventually driven to its
20	non-zero state. If VINT is at a non-zero state, the
21	circuit in Figure 2A is powered. I don't really know
22	what it means to impute initialization from that.
23	BY MR. ANDERSON:
24	Q. Does the state of the fuse F1 in Figure 2A
25	impact strike that.

Page 106 1 Can the state of the fuse F1 in Figure 2A pull 2 the terminal OUT high if VINT is at ground? 3 MR. JONES: Objection to form. The fuse F1, if it is not blown, 4 THE WITNESS: 5 means that out is at the same potential at VINT. 6 BY MR. ANDERSON: 7 So until the enable signal goes high, the Ο. 8 terminal OUT cannot be pulled high assuming the VINT 9 signal in Figure 2A is generated by the circuit in 10 Figure 3; correct? 11 Well, I think we've already discussed the Α. 12 possibility of the out terminal having a voltage higher 13 than VINT. 14 If the fuse is not blown, the output terminal Ο. 15 can have a voltage that's higher than VINT? 16 That was not my testimony. If the fuse is Α. No. 17 not blown, then the output voltage equals whatever VINT 18 is. 19 So if the voltage generator at Figure 3 Ο. 20 provides VINT in Figure 2A and the fuse is not blown, 21 the terminal OUT can't be high unless EN is high; 22 correct? 23 That's not entirely true. Α. 24 Does EN in Figure 3 control whether or not VINT 0. 25 in Figure 2A is high?

1 MR. JONES: Objection to form. 2 The enable signal is used to THE WITNESS: 3 charge the VINT node through the transistor 310. I can 4 at that point momentarily disable EN and VINT will still 5 have a value. 6 BY MR. ANDERSON: 7 Doesn't that contradict what the '492 patent Ο. 8 says at column 4 where it says when EN is low, the VINT 9 terminal 212 is at ground? 10 And that's correct in a steady state Α. 11 description. Your question related to is there any 12 situation in which the enable signal was low and there 13 was voltage on VINT, and I described the transient 14 situation where that could occur. It's equivalent to 15 your laptop has a battery and has a light. Even though 16 you're turning off the switch, there's still some 17 capacitance there, so it takes a while for the charge to 18 bleed off. 19 Have you formed an opinion as to whether or not 0. 20 the EN signal in Figure 3 is a latch initialization 21 signal? 22 Right now I have not formed such an opinion. Α. 23 Can you please turn to Figure 5 of the '492 Ο. 24 patent? 25 Α. Yes. Figure 5.

Q. EVCC in Figure 5 is an external power supply voltage; correct?

A. That's the way it's described in the
 <sup>4</sup> specification, yes.

Q. And based on what's shown in Figure 5, you
 cannot determine whether or not EVCC is a constant
 nonground voltage during operation of the circuit shown
 in Figure 5; can you?

A. I cannot determine whether the VINT voltage
 meets the limitation of -- throughout operation of the
 latch as properly construed, meaning at all times during
 circuit operation without being disabled.

Q. My question was actually about EVCC. Based on what's shown in Figure 5, can you tell me whether or not EVCC is a constant nonground voltage during operation of the integrated circuit that includes the circuitry shown in Figure 5?

A. The patent does not describe the properties
 attributed to EVCC under such conditions. It is silent
 on the matter.

Q. And is it your understanding that the VINT generator in Figure 5 can be used to generate the VINT signal that's used in conjunction with the latch shown in Figure 2A?

A. I think it's correct to say that one should not

25
Page 109 1 assume that each particular embodiment of a VINT 2 generator could be applied to every circumstance of a 3 VINT using circuit. There may be circumstances or 4 conditions regarding the design that would favor some 5 designs or preclude others. There may be embodiments 6 where there are no restrictions, but I don't think a 7 blanket statement is fair. 8 Figure 2, could you please look at Figure 2 of 0. 9 the '492 patent. 10 Α. Figure 2A. 11 Ο. 2A. Thank you. 12 2A, yes. Α. 13 I apologize. Do you see that it shows the VINT Ο. 14 generator 213? 15 Α. Yes. 16 Could you please turn to column 5 of the '492 Ο. 17 patent at line 17. 18 Do you see there the '492 patent says that 19 "Figures 4 and 5 show other embodiments of a VINT 20 generator 213"? 21 I see where you read -- that's line 17 through Α. 22 21 or -2?23 17 to 18, I think --0. 24 Α. Yes. 25 -- says that. Q.

1 Α. Yes. 2 So the '492 patent discloses that Figure 5 Ο. 3 provides an embodiment of the VINT generator 213 where 4 the VINT generator 213 is shown in Figure 2A; correct? 5 I think it shows the -- one minute. Α. T have these out of order now. Let me assemble this. 6 7 I think Figures 4 and 5 show -- has stated 8 specification alternative VINT generators. And in some 9 embodiments they would be suitable for application in --10 with 2A. Whether they are for a specific embodiment, 11 again, that's a generalization that I don't think is 12 appropriate. 13 So Figure 3 is one example of a VINT generator 0. 14 213; correct? 15 Yes, it is. Α. 16 And Figures 4 and 5 are alternative VINT Ο. 17 generators disclosed in the '492 patent; correct? 18 Α. Yes, and so described in the passage that you 19 previously cited. 20 So you would agree, then, that the '492 patent Ο. 21 discloses an embodiment where the VINT generators in 22 Figures 4 and 5 are used in conjunction with the 23 programmable latch shown in Figure 2A; correct? 24 Α. Well, the programmable latch in 2A is itself an 25 embodiment. We have Figure 6. We have Figure 7, and we

Page 110

<sup>1</sup> have Figure 8. So there are embodiments in which each <sup>2</sup> of those latches are appropriate. And there are <sup>3</sup> embodies -- embodiments where each of those voltage VINT <sup>4</sup> generators are appropriate.

Page 111

5 You seem to be asking whether a specific 6 internal voltage generator is usable with a specific 7 latch, and I would say, again, that's a generalization 8 that should not be made. You would have to look at the 9 design. There may be considerations for why you would 10 choose one embodiment over another.

Q. So would you agree that '492 patent discloses that the VINT generators, the Figures 4 and 5 can be used as the VINT generator 213 in Figure 2A?

A. I would agree that they -- that the '492 patent discloses various forms of the VINT generator and which particular form is used in one particular implementation, physical implementation of a circuit similar to Figure 2A would be a design choice.

Q. So when the '492 patent says that Figures 4 and S show other embodiments of a VINT generator 213, do you think it's referring to a different VINT generator 213 than that depicted in Figure 2A?

A. That's not what I said. I think it's referring to one and potentially more of the example 213 internals described in Figures 3, 4, 5 -- 3 and 4 and 5.

	Page 112
1	Q. So I want to make sure I'm clear.
2	In Figure 2A there's a VINT generator 213;
3	correct?
4	A. Yes.
5	Q. And the '492 patent teaches that that VINT
6	generator 213 can be implemented using the circuits
7	shown in each of Figures 3, 4 and 5; correct?
8	A. I wouldn't say that it shows each of them.
9	It's I think that it shows that it could be
10	implemented by at least one of them for a specific
11	instance.
12	Q. Which one?
13	A. Well, that would be the design choice.
14	Q. Well, if you can choose, doesn't that mean you
15	can implement any of them?
16	A. A design choice that conforms to the
17	requirements of the design.
18	Q. Does the '492 patent provide any indications as
19	to why you would make design choices between Figures 3,
20	4 and 5?
21	A. I think this knowledge of one of ordinary skill
22	in the art leads one to understand why one would choose
23	between 3, 4 and 5 in terms of the VINT generators.
24	Q. And a person of ordinary skill in the art
25	reading the '492 patent would understand that when they

<sup>1</sup> implemented the circuit shown in Figure 2A, they could <sup>2</sup> choose any of the VINT generators in Figures 3, 4 and 5; <sup>3</sup> isn't that correct?

A. As a designer, that to me is not correct. When I look at Figure 2A, if I were to implement Figure 2A, I understand that there is a VINT generator as necessary component. So element 213. Whether my specific implementation would be best served as the internals of that VINT generator I think is an open design choice.

Q. So do you agree that the '492 patent discloses that the VINT signal in Figure 2A can be provided by the circuits in each of Figures 4 and 5?

A. I think for a specific implementation of Figure A. I think for a specific implementation of Figure A. The '492 patent is suggesting three example internal voltage generators in Figures 3, 4 and 5. And if I'm not mistaken, it contains a reservation towards the end that there might be other internal voltage generators in the art or yet to be -- yet to be discovered.

So again, I do not believe that Figure 2A teaches a specific one of implementations of VINT generator. It's a figure, and we can tell by the number that it's referring to the same concept, the VINT generator.

Q. So yes or no? Do you agree that the '492 patent discloses that the VINT signal in Figure 2A can <sup>1</sup> be provided by the circuit of Figures -- Figure 4 or <sup>2</sup> Figure 5?

A. I think that's a complicated question, and the
answer is that Figure 2A does not suggest which
particular VINT generator implementation, be it
Figures 3, 4, 5 or other implementation, is appropriate
for any particular design.

Q. I understand that. But if you look at
<sup>9</sup> Figure 4, it shows a VINT generator 213 that produces a
<sup>10</sup> VINT signal 212; correct?

11

A. That is correct.

Q. Would a person of ordinary skill in the art understand that they can take the VINT generator shown in Figure 4 and put it into the circuit of Figure 2A where the VINT generator 213 is shown?

A. Absolutely not without considering the
design -- the design requirements.

Q. Would they be capable of putting that circuit in Figure 4 into the circuit of Figure 2A if they decided that was a good idea?

A. If they had done the evaluation to determine that it was the appropriate design, then there's nothing that restricts Figure 4 from being the choice of VINT generator of a particular design.

Q. Okay. So do you agree that the '492 patent

Page 114

<sup>1</sup> discloses that the VINT signal in Figure 2A can be <sup>2</sup> provided by the circuits shown in Figures 4 and 5? Yes <sup>3</sup> or no?

A. I'm going to ask you to repeat the question and confirm that you said can be provided, not are provided.

Q. Do you agree that the '492 patent discloses that the VINT signal in Figure 2A can be provided by the circuits shown in Figures 4 and 5?

A. The '492 patent provides example VINT
generators, Figures 3, 4, and 5 and the yet to be
discovered versions. But whether the specific
implementation can be used in a specific implementation
of the circuit of Figure 2A is a design decision.

Q. So you can't answer "yes" or "no" whether or not the '492 patent discloses that the VINT generator 213 in Figure 2A can be implemented using the circuits shown in Figures 4 and 5?

A. The '492 patent does not describe an implementation which under each and every circumstance can take one particular VINT generator and apply to every -- every single example of a latch. These are examples of a VINT generator, and these are different constructions of a latch.

And as I've said repeatedly now, the choice and the determination of which VINT generator to use in a <sup>1</sup> design must take into consideration the design goals and <sup>2</sup> the design constraints. And it is not proper to say <sup>3</sup> that a specific design -- a specific VINT generator can <sup>4</sup> always be used with a specific latch.

Page 116

Q. So it's not proper, then, that the '492 patent labeled the circuit in Figure 4 213 and also labeled the VINT generator in Figure 2A 213? Is that improper?

A. No. That is entirely proper because it is separating the two and not attempting to create a link. There is no diagram in the '492 patent that shows the internals of the VINT generator and the internals of the latch in one diagram together and suggesting that as a particular embodiment.

Q. Okay. So let's assume that the VINT signal in Figure 2A was provided by the circuit of Figure 4. Can you make that assumption?

17 Α. I think that's a viable assumption, yes. 18 In such a case, would the VINT signal Q. 19 constitute the claim first terminal in Claim 14? 20 Objection to form. MR. JONES: 21 THE WITNESS: So outside of the claims, if 22 we're looking at the first terminal as it corresponds with the description in Figure 2, then VINT is described 23 24 as that first terminal.

<sup>1</sup> BY MR. ANDERSON:

a understand that claim should generated according to the VINT constitute the claim CA? e etion to form.
generated according to the VINT constitute the claim 2A? e etion to form.
VINT constitute the claim CA? e ction to form.
2A? e ction to form.
e ction to form.
ction to form.
be you can clarify. It sounds
g whether something is
ated by the circuits shown in
s the VINT that's in
S VINT constitute the claim
I in the context of the claim?
m limitation if it was
ction to form.
if we were presupposing that
rminal is met, I don't see
describes the generation of
tage outside the requirement

that it be throughout operation of the latch.
BY MR. ANDERSON:

Q. So if VINT was generated using the VINT generator shown in Figure 4, would it satisfy that limitation?

A. Well, whether something satisfies the limitation of Claim 14 is -- as long as the first terminal for receiving a constant nonground voltage throughout operation of the latch is satisfied, I don't see any further limitations in Claim 14 regarding the generation of said constant nonground voltage applied to the first terminal.

Q. Is node 212 in Figure 2A a terminal as that term is used in Claim 14?

15

MR. JONES: Objection to form.

THE WITNESS: Well, we had earlier agreed to use "terminal" and "node" interchangeably. Are -- do you wish to redefine "terminal"?

<sup>19</sup> BY MR. ANDERSON:

Q. I just want to confirm that in the context of Claim 14, what's shown as VINT 212 in Figure 2A would constitute a terminal.

MR. JONES: Objection to form and outside the
scope of the expert's declarations.

25 THE WITNESS: I'm not really -- I'm not really

Page 119 1 sure I understand the question. Maybe I can -- can you 2 rephrase it another way? BY MR. ANDERSON: 3 Is there anything special about the word 4 0. 5 "terminal" that suggests something other than what is 6 shown as VINT 212 in Figure 2A? 7 MR. JONES: Same objections. 8 So to the extent Claim 14 THE WITNESS: 9 requires a first terminal, if we go to the specification 10 and look for support for that first terminal and we look 11 for the description of the VINT terminal, there is 12 correspondence there. I'm not sure how to answer the 13 rest of your question. 14 BY MR. ANDERSON: 15 What I'm trying to do is clarify your use of 0. 16 the word "terminal" and whether or not terminal has any 17 special meaning in the context of the claims. 18 Is a terminal something that's an end point 19 necessarily? 20 Objection to form and outside the MR. JONES: 21 scope of the expert's declarations. 22 So terminal is not a construed THE WITNESS: 23 When I look at first -- when I look at Claim 14, term. 24 I see that there are two terminals, a first terminal and 25 a second terminal and then followed by a third terminal

Page 120 1 т1. The claim specifies the specialness or extra 2 material that are required of those terminals. 3 BY MR. ANDERSON: 4 Okay. So you wouldn't disagree if VINT in Ο. 5 Figure 2A is characterized as a terminal? 6 MR. JONES: Same objections. 7 THE WITNESS: I think we've already sort of 8 agreed that a terminal and a node are interchangeable 9 for the purpose of general discussions of 10 semiconductors. 11 BY MR. ANDERSON: 12 Is VINT one of those? Ο. 13 VINT is a connection point of devices. Α. In a 14 circuit net list it would be called a node. If it is 15 named, it can be called a terminal. I think those are 16 fair descriptions of VINT. 17 So VINT is a terminal based on your 0. 18 understanding of the word "terminal" in the context of 19 the claims? 20 MR. JONES: Same objections. Asked and 21 answered. 22 THE WITNESS: Again, our initial discussion of 23 terminal and node was in the general parlance of 24 semiconductors. Terminal being a term that is used in 25 the patents, I think it's -- we've already gone through

Page 121 1 that VINT can correspond to a terminal. 2 BY MR. ANDERSON: 3 Ο. So your answer is yes? 4 MR. JONES: Same objections. 5 BY MR. ANDERSON: 6 Yes, VINT is a terminal as it's shown in Figure 0. 7 2A? 8 MR. JONES: Same objections. 9 THE WITNESS: Well, if I look at Figure 2A, I 10 can call VINT a terminal or a node, and I think those 11 are reasonable descriptions. 12 BY MR. ANDERSON: 13 So if we look at column 5, line 22, in there 0. 14 it's describing Figure 5; correct? 15 Α. Yes. 16 And the '492 patent states that the resistor 0. 17 420 that was in Figure 4 has been replaced with an NMOS 18 transistor in Figure 5; correct? 19 That's -- let me just verify that. Yes, that's Α. 20 correct. 21 And the '492 patent indicates that the body 0. 22 region of the transistor 420 is connected to ground; 23 correct? 24 Yes, I see where you're reading that. Α. 25 Why would the body region of the NMOS 420 be Q.

<sup>1</sup> connected to ground?

A. Well, that is a -- in most cases the body will be at a ground bias through a substrate. The reason for saying that the body is connected to ground is in the usage of the transistor. There are two cases when you do this. There may be others, but there's two examples I can give.

8 The first is where you have a very long channel 9 and so you're using the transistor as a -- essentially a 10 voltage-controlled resistor. In order to make the 11 resistance more controllable by the gate voltage, it's 12 important to have the well contact, so the body contact 13 be very close to the source.

14 The other implementation where that's 15 particularly useful is in power diodes. Sorry. Power 16 transistors. So if you ever see motor drivers or 17 similar circuits, they will employ the same schematic 18 element and the same principle which is that you want to 19 have an absolute minimum chance of the channel 20 underneath the transistor drifting even a little bit 21 above ground. If it does, just because the control from 22 the gate is so specific and so critical, it will impede 23 the proper operation of the circuit.

Q. So are the body regions of NMOS transistors
typically connected to ground in CMOS circuits?

Page 123 1 MR. JONES: Objection to form. Outside the 2 scope of the expert's declarations. 3 So in general CMOS architecture, THE WITNESS: 4 an NMOS transistor will be created by two NPLUS 5 diffusion regions over the generic p substrate. Ιt 6 could be a p-minus. It depends on the technology. But 7 the substrate would be -- that would be grounded in such 8 a way that, when a positive voltage is applied to the 9 gate, carriers are formed in the channel, lowering 10 resistance of the device. 11 BY MR. ANDERSON: 12 So at column 5, about line 29, the '492 patent 0. 13 refers to the drain/body diode of the transistor 420 in 14 Figure 5. 15 Do you see that? 16 Α. I do, yes. 17 Q. And what is a body diode? 18 A body diode is a parasitic device created by Α. 19 the p-n junction of -- in this -- in the case of an NMOS 20 transistor, the P substrate to the NPLUS diffusion 21 region. 22 So the '492 patent indicates that when the 0. 23 power is off, transistor 420 is off; correct? 24 Α. That is correct. 25 And the '4- -- '492 patent also indicates that Q.

	Page 124
1	when the power is off, the body diode of transistor 420
2	does not allow the voltage on the VINT terminal 212 to
3	rise above one diode threshold voltage relative to
4	ground.
5	Do you see that?
б	A. Let me reread the section real quick.
7	MR. JONES: Same objections.
8	THE WITNESS: Yeah, I see where you're reading
9	that.
10	BY MR. ANDERSON:
11	Q. How does the body diode keep the voltage on
12	terminal 212 from rising to a voltage that is more than
13	one diode threshold above ground?
14	MR. JONES: Same objections.
15	THE WITNESS: Well, that body diode is the
16	p-n directionality of it is from substrate into the
17	diffusion so the node that is equivalent to 212. So
18	looking at the language here, I think the way to
19	interpret what this is saying is that the drain/body
20	diode of transistor 420 does not allow the voltage on
21	Terminal 212 to be more than one diode threshold
22	relative to ground, and in this case it's going to be
23	negative relative to ground because that's the way the
24	diode is pointing.
25	///

<sup>1</sup> BY MR. ANDERSON:

Q. And how does it accomplish that limitation on
the voltage at node 212?

A. Well, if we turn off device 420, then we assume that the gate of 420 is ground, the source is ground and the body is ground. The body being ground means that there is a 0 potential on the P side of the p-n junction.

9

10

Q. Is that the anode of the diode?

MR. JONES: Same objections.

THE WITNESS: In terms of the parasitic diode, the p section will be the -- NPLUS in this case would be -- would form the cathode-like region.

<sup>14</sup> So we have a diode whose anode is at ground <sup>15</sup> with its cathode at Terminal 212 which means that the <sup>16</sup> signal VINT could never go below one diode drop from <sup>17</sup> ground.

<sup>18</sup> BY MR. ANDERSON:

Q. If it did go below one diode drop from ground,
what would happen?

<sup>21</sup> MR. JONES: Same objections.

THE WITNESS: Charge carriers would move across the diode and from the grounded body and restore the voltage, essentially clamping it to minus one transition voltage.

1	MR. ANDERSON: About an hour.
2	MR. JONES: Yeah. I was trying to find a good
3	junction. Is this a good stopping spot?
4	MR. ANDERSON: Yes.
5	(Recess taken from 1:58 p.m. to 2:09 p.m.)
б	BY MR. ANDERSON:
7	Q. So earlier in discussing Figure 2A, you
8	indicated that you can't tell from Figure 2A whether
9	VINT is a terminal T1 for providing oh, sorry. Let
10	me start over.
11	Earlier when we were discussing Figure 2A, you
12	indicated you can't tell from Figure 2A itself whether
13	VINT is a first terminal for receiving a constant
14	nonground voltage throughout operation of the latch as
15	that term appears in Claim 14; correct?
16	A. Yeah. I think we specifically said that the
17	aspect throughout operation of the latch could not be
18	determined.
19	Q. Is VINT capable of being a first terminal for
20	receiving a constant nonground voltage throughout
21	operation of the latch?
22	MR. JONES: Objection to form.
23	THE WITNESS: Well, in order for in order
24	for Claim 14 limitation 1 to be satisfied, the terminal
25	must meet all the limitations and all the words in the

	Page 127
1	limitation, and so if VINT meets the requirements as set
2	forth in column 4:66 through 5:7, then as defined
3	therein, VINT is a constant value throughout the
4	operation.
5	BY MR. ANDERSON:
6	Q. So is VINT in Figure 2A capable of receiving a
7	constant nonground voltage throughout operation of the
8	latch?
9	MR. JONES: Objection to form. Outside the
10	scope of the expert's declaration.
11	THE WITNESS: Again, I think I've said that
12	VINT is can satisfy the requirement of a constant
13	voltage throughout operation if it meets the
14	requirements of that condition as set forth in column
15	4:66 through column 5:7.
16	BY MR. ANDERSON:
17	Q. So if someone provides a constant nonground
18	voltage to VINT in Figure 2A throughout operation of the
19	latch, the latch will operate properly; correct?
20	MR. JONES: Objection to form.
21	THE WITNESS: Whether or not a latch operates
22	properly is quite a subjective term. I don't think I
23	can render an opinion generically on that.
24	To be very specific, there are multiple things
25	that can cause an element to behave properly or

<sup>1</sup> improperly.

<sup>2</sup> BY MR. ANDERSON:

3 In column 3 of the '492 patent, in describing Ο. Figure 2A, it states that voltage VINT is a positive 4 5 voltage at line -- lines 18 to 19. 6 Do you see that? 7 That's the description of the embodiment Α. Yes. 8 in Figure 2A. 9 So if VINT is a positive voltage throughout Ο. 10 operation of the latch, in Figure 2A does that disclose 11 the first terminal recited in Claim 14? 12 MR. JONES: Objection to form. 13 THE WITNESS: So looking at the first 14 limitation of Claim 14, you see a first terminal for 15 receiving a constant nonground voltage throughout 16 operation of the latch. So the requirements are there 17 has -- it has to be a first terminal, it has to receive 18 a constant nonground voltage, and it has to receive that 19 constant nonground voltage throughout operation of the 20 latch. If it meets those three conditions, then it 21 meets the -- this limitation of the claim. 22 BY MR. ANDERSON: 23 And VINT in Figure 2A is capable of meeting 0. 24 that limitation; correct? 25 MR. JONES: Objection to form. Outside the

<sup>1</sup> scope of the expert's declarations.

THE WITNESS: So again, Figure 2 is just an embodiment. Whether something is capable of meeting that, that's an implementation question.

<sup>5</sup> BY MR. ANDERSON:

Q. Is Figure 2A capable of receiving a constant nonground voltage throughout operation of the latch on VINT?

9 Objection to form. Outside the MR. JONES: 10 scope of the expert's declarations. Asked and answered. 11 So looking at Figure 2, the THE WITNESS: 12 question as to whether the VINT terminal can operate 13 throughout -- can receive the constant nonground voltage 14 throughout the operation of the latch is determined by 15 whether it meets the conditions as set out in the 16 specification for -- throughout operation of the latch 17 which properly construed at all times during circuit 18 operation without being disabled as supported in the 19 specification in the language at column 4:66 through 20 column 5/7.

<sup>21</sup> BY MR. ANDERSON:

Q. So VINT and 2A is capable of receiving a constant nonground voltage throughout operation of the latch. It just is your opinion that that is not disclosed specifically in Figure 2A; correct?

1	MR. JONES: Same objections.
2	THE WITNESS: Again, the embodiment in 2A is
3	described in some detail. The language of column 4:66
4	through 5:7 being the language that it necessitates or
5	describes the condition for the correct interpretation
6	throughout operation of the latch starts within some
7	embodiments. So certainly some embodiments can practice
8	the restriction imposed by throughout operation of
9	the latch.
10	BY MR. ANDERSON:
11	Q. Is Figure 2A one of those embodiments that can
12	receive a constant nonground voltage throughout
13	operation of the latch?
14	MR. JONES: Same objections.
15	THE WITNESS: Again, meeting those requirements
16	are specified in the specification. Whether or not
17	that this particular latch is capable, to understand
18	whether or not the particular implementation
19	corresponding to Figure 2 is capable, we would have to
20	see it and see what other circuitry is around it or what
21	design constraints it has.
22	BY MR. ANDERSON:
23	Q. So looking at Figure 2A, you're unable to tell
24	me whether or not VINT can receive is capable of
	1

<sup>1</sup> operation of the latch as recited in Claim 14?

MR. JONES: Same objections.

THE WITNESS: Sitting here today, I am capable of telling you that in order to make that determination for the latch in Figure 2A, you would have to look at the -- all of the circuitry involved to determine whether it meets the limitations as imposed by the text between column 4:66 through 5:9.

<sup>9</sup> BY MR. ANDERSON:

2

Q. And where is all of the circuitry involved to determine whether it meets the limitations disclosed in the '492 patent?

13 Well, we can -- we can read that section of the Α. 14 specification where it describes. And then I'm reading 15 now from column 4:66. In some embodiments the 16 synchronous DRAM includes several generators. Each 17 generator is enabled by its own signal EN. Thus 18 selective generators 213 can be disabled to reduce power 19 consumption; instead by mode, for example.

The critical passage, however, at least one generator 213 is enabled throughout circuit operation in order to power circuits that are never disabled. For example, the buffer 386. Hence the VINT voltage is a constant voltage throughout the operation of the integrated circuit.

So we would minimally need to understand at least one generator 213 enabled throughout the circuit operation in order to power circuits that are never disabled. For example, buffer 386.

Q. So if VINT in Figure 2A was generated by the
circuit of Figure 3, would VINT receive a constant
nonground voltage throughout operation of the latch?
MR. JONES: Same objections.

0

<sup>9</sup> THE WITNESS: Again, that's not a determination <sup>10</sup> that can be made without understanding what control --<sup>11</sup> all of the elements that controlled us in the adjoining <sup>12</sup> circuitry.

<sup>13</sup> BY MR. ANDERSON:

Q. So if VINT and Figure 2A was generated by the circuit of Figure 4, would VINT receive a constant nonground voltage throughout operation of the latch as that is recited in Claim 14?

<sup>18</sup> MR. JONES: Same objections.

<sup>19</sup> THE WITNESS: That is also indeterminate and it <sup>20</sup> is equally indeterminate for the same reasons.

<sup>21</sup> BY MR. ANDERSON:

Q. If the VINT signal in Figure 2A is generated using the circuit of Figure 5, is -- does the VINT terminal receive a constant nonground VOLTAGE throughout operation of the latch?

1	MR. JONES: Same objections.
2	THE WITNESS: Same answer as for Figure 3 and
3	Figure 4. That's indeterminate. Requires more
4	information.
5	BY MR. ANDERSON:
6	Q. So in looking at the '492 patent and looking at
7	Figure 2A, you cannot tell whether any of Figures 3, 4
8	or 5 are capable of providing a constant nonground
9	voltage to VINT throughout operation of the latch?
10	MR. JONES: Objection. Outside the scope of
11	the expert's declarations.
12	THE WITNESS: I think I've already answered
13	that the requirement for VINT to meet the cause constant
14	voltage throughout operation is spelled out in the
15	specification. If it meets that specification, then it
16	is can be said to have a cost of value throughout
17	operation. If it doesn't meet that specification, then
18	it doesn't. And I pointed now numerous times to the
19	section of the patent that spells out that
20	specification.
21	BY MR. ANDERSON:
22	Q. So do any of Figures 3, 4 or 5 provide a
23	constant nonground voltage throughout operation of the
24	latch?
25	MR. JONES: Same objections.

	Page 134
1	THE WITNESS: Again, that determination can't
2	be made looking strictly at Figures 3, 4, 5.
3	BY MR. ANDERSON:
4	Q. I'm going to hand you a copy of Exhibit 1006
5	which is U.S. Patent 4,621,346 to McAdams.
б	Do you recognize this patent?
7	A. I do.
8	Q. Could you please turn to the bottom of column 1
9	of McAdams. And starting at the bottom of column 1, do
10	you see that I mean all the way at the bottom of
11	column 1, McAdams is describing the operation of
12	Figure 1.
13	A. Okay. I see where you're getting that.
14	Q. Okay. And if you look at Figure 1 of McAdams,
15	would you agree that Figure 1 of McAdams includes all of
16	the circuit elements that are shown in Figure 2A of the
17	'492 patent?
18	A. I'm sorry. That Figure 1 of McAdams includes
19	all of the elements shown where?
20	Q. In Figure 2A of the '492 patent.
21	MR. JONES: Objection to form.
22	THE WITNESS: I see several items in Figure 2A
23	that are not present in Figure 1 of McAdams or that are
24	several elements in the '492 patent, Figure 2A, that are
25	not present in McAdams 346, Figure 1.

<sup>1</sup> BY MR. ANDERSON:

2	Q. Which elements are we talking about?
3	A. So Figure 2A in the '492 patent includes diode
4	234 and also includes the VINT generator 213.
5	Q. Is there anything else in Figure 2A of the '492
6	patent that is not in Figure 1 of McAdams?
7	MR. JONES: Objection to form.
8	THE WITNESS: Let me preface by saying that it
9	may not be entirely proper to say that the same elements
10	are in one diagram versus another. I will say that
11	there are similar elements in the McAdams Figure 1 to a
12	subset of elements within '492 Figure 2A.
13	BY MR. ANDERSON:
14	Q. Would you agree that the fuse in Figure 1 of
15	McAdams is a nonvolatile programmable element?
16	A. If we assume that the fuse in McAdams is
17	metallic, then I think that's that is a safe
18	assumption. Want to caveat there that we can look for
19	exactly how McAdams describes the fuse, but I think it's
20	a safe assumption.
21	Q. Is there a fuse that would not be a nonvolatile
22	programmable element?
23	A. If somebody designed one, yes.
24	Q. Okay. So assuming the fuse in Figure 1 of
25	McAdams is programmed, will that result in excess charge

1	accumulating at Node 14?
2	MR. JONES: Objection to form.
3	THE WITNESS: There is no certainty, I would
4	say, if the fuse is programmed as to whether charge will
5	always or will never accumulate on node 14. It's a
6	circumstantial question. Charge could accumulate on
7	node 14.
8	BY MR. ANDERSON:
9	Q. Does the NMOS transistor 11 in Figure 1 of
10	McAdams constitute a variable impedance path?
11	MR. JONES: Objection to form.
12	THE WITNESS: I would say that in the context
13	of the '492 patent, the description of Transistor 110 as
14	a variable impedance path in Figure 2A is consistent
15	with the placement and function of transistor 11 in
16	McAdams Figure 1.
17	BY MR. ANDERSON:
18	Q. Transistors 12 and 13 in Figure 1 of McAdams
19	form an inverter; correct?
20	A. The inverter an inverter is traditionally
21	thought of as a PMOS device on top of an NMOS device.
22	It can have other constructions, but I would say that
23	that is an inverter construction.
24	Q. And the input of the inverter is connected to
25	node 14; correct?

	Page 137
1	A. Yes.
2	Q. And the output of the inverter is provided to
3	the gate of transistor 11; correct?
4	A. It is. And just for clarity of the record, we
5	are referring to Figure 1 of McAdams.
б	Q. And in order for the output 15 of the latch in
7	Figure 1 of McAdams to reflect the state of the fuse 10,
8	power has to be supplied to the VCC node; correct?
9	MR. JONES: Objection to form.
10	THE WITNESS: Well, if we assume that a fuse or
11	a fused latch, a fused controlled latch is a
12	semiconductor. In order to represent any state, the
13	semiconductor must be operational and an operational
14	semiconductor requires power.
15	BY MR. ANDERSON:
16	Q. So if power is not provided on VCC, then
17	transistor 12 in the inverter will be unable to pull the
18	output 15 high; correct?
19	MR. JONES: Objection to form.
20	THE WITNESS: Without power being applied to
21	VCC, the concept of high and low don't apply. High and
22	low are in reference to VCC versus ground.
23	BY MR. ANDERSON:
24	Q. So in other words, for the latch to be
25	operational, then power has to be applied to the latch;

<sup>1</sup> correct?

2

MR. JONES: Same objection.

3 THE WITNESS: I think we've already agreed that 4 a semiconductor device requires power to be operational. 5 BY MR. ANDERSON: 6 Q. So looking at Figure 1 of McAdams, it includes 7 a nonvolatile programmable element in Fuse 10; correct?

A. Again, using the -- using the terminology as
9 per the '492 patent, the fuse there would be a
10 nonvolatile programmable element.

Q. And you indicated the transistor 11 is a variable impedance path as that term is used in the '492 patent; correct?

A. In the construction in Figure 1 of McAdams, it
<sup>15</sup> functions similarly.

Q. And am I correct that the Fuse 10, the variable impedance path 11 and the inverter formed by transistors 12 and 13 are interconnected in the same manner as the corresponding elements in Figure 2A of the '492 patent? MR. JONES: Objection to form.

THE WITNESS: Well, the figure in 2A defines out and out bar with the out signal being the node T1, whereas McAdams has the output driven from node 15 which would be the equivalent of the out bar signal from the '492 patent. <sup>1</sup> BY MR. ANDERSON:

2 But the elements that I just listed, those Ο. 3 elements are interconnected in the same manner in 4 Figure 1 of McAdams as they are in Figure 2A of the 5 '492; correct? 6 MR. JONES: Objection to form. 7 THE WITNESS: I don't know necessarily that I 8 would say they're connected in the same way. I'd say 9 the topology is similar. 10 BY MR. ANDERSON: 11 So assume there's charge on node 14 in McAdams Ο. 12 and Fuse 10 has been blown, okay? 13 And I'm going to ask you to confirm again. So Α. 14 Fuse 10 blown means that it is open, infinite 15 resistance; is that correct. 16 An open circuit infinite resistance; correct. 0. 17 Okay. Thank you. Α. 18 So with that assumption, where would the charge Q. 19 on node 14 dissipate to? 20 Sorry. Under what circumstance? Α. 21 Assuming VCC is at 0 volts. Is the charge just Ο. 22 going to stay at node 14? 23 I'm sorry. What charge? Α. 24 Okay. The beginning of the hypothetical was Ο. 25 assume that there's some charge on node 14.

Page 140 1 Okay. So okay. There is charge that has Α. 2 magically appeared on node 14. 3 Let's say that the charge magically appeared 0. 4 when the fuse was blown. 5 Α. Okay. 6 Ο. And the fuse is blown. It's an open circuit. 7 Α. Understood. 8 Is the charge on node 14 going to stay there Ο. 9 indefinitely? 10 MR. JONES: Objection to form. 11 Again, I think we are accepting THE WITNESS: 12 the premise that a semiconductor device in your 13 hypothetical in which I understood VCC to be at 0 at 14 ground, that means that all power is off, and eventually 15 all charge must dissipate unless it is trapped within a 16 programmable structure. 17 BY MR. ANDERSON: 18 And the charge that is on node 14 is not Ο. 19 trapped inside of a structure, is it? 20 Α. You haven't told me where the hypothetical 21 charge came from, but if there's charge on a node as you 22 described, we can assume it's present minimally on the interconnects between those nodes. 23 24 Can the charge on node 14 leak through the Ο. 25 channel of transistor 11?

A. So in that circumstance, where all power is removed from the device and ground is supplied so ground is conductive, possible that charge on node 14 would, over an indeterminate period of time and in a rather unpredictable fashion, dissipate over the off resistance of the channel of transistor 11.

Page 141

Q. So earlier when we were talking about how charge would be dissipated from the out node in Figure 2A of the '492 patent, I think you indicated there were two ways that the Transistor 110 in Figure 2A could facilitate the dissipation of that charge; is that correct?

A. I think -- I think I described three ways in
which the charge could dissipate, one of which was
through the off resistance, the non-infinite off
resistance of the Transistor 110 in the '492 patent
Figure 2A.

Q. And I don't recall the specifics, but I think you indicated that there was also another discharge path associated with the Transistor 110. Am I remembering that correctly?

A. The three examples I remember giving were the
discharge through the noninfinite resistance of the off
Transistor 110 -- and again, we're referring to '492
Figure 2A.

Q. Yes.

1

A. The gate leakage as -- that would be seen by transistors 220 and 230, so that's tunnelling of charge through the gate oxide into the substrate and any sassociated leakage with material that is tied to that out node, essentially logic or systems further on down the line that utilize the out signal would be potential sources of leakage.

9 Q. And in Figure 1 of McAdams, two of those three
10 sources of potential leakage exist for node 14; correct?
11 A. If we take Figure 1 in isolation, then two of
12 those three sources exist as there are no parent users
13 of the potential on node 14.

Q. So if the charge accumulates on node 14 due to, say, laser programming of Fuse 10, is it your opinion that that charge will eventually dissipate?

17

MR. JONES: Objection to form.

THE WITNESS: So again, I think all -- in the absence of a driven node or a reenforcing active entity in a circuit, a node that has charged on it -- charge on it when all power is removed from the circuitry, that charge will eventually dissipate.

<sup>23</sup> BY MR. ANDERSON:

Q. And in Figure 1 of McAdams, if VCC is 0 volts, that charge on node 14 can dissipate either through the <sup>1</sup> high resistance channel of transistor 11 or via a path <sup>2</sup> that involves the gates of transistors 12 and 13; <sup>3</sup> correct?

A. That's not quite accurate. What I said was that if power was off to the entire semiconductor, it's insufficient that the power is removed strictly from the VCC of Figure 1.

<sup>8</sup> Q. So with the condition that power is removed to <sup>9</sup> the -- from the entire semiconductor, if there's charge <sup>10</sup> on node 14, that charge will dissipate through the high <sup>11</sup> resistance channel of transistor 11 and through the <sup>12</sup> gates of transistors 12 and 13?

A. Or any other mechanism that may be associated with node 14. McAdams doesn't describe this construction. But again, the assumption is that if a semiconductor is completely off and there is charge somewhere in the semiconductor, it will eventually dissipate, eventually being the indefinite but operative word.

Q. So let's assume that Fuse 10 is an open circuit, and there's charge on node 14 but the power is on. What will happen in the circuit of Figure 1? A. Well, that depends on many things, including to what degree the power is on, whether the power is transitioning, exactly what the level of the power is

Page 144 1 and what the potential is of node 15 and the 2 construction of the transistors. 3 So if the fuse is an open circuit, is there any Ο. 4 mechanism for pulling node 14 to VCC in the circuit of 5 Figure 1? 6 Α. Coupling. Yes. 7 Ο. Coupling between where and where? 8 Coupling between anywhere and node 14. Α. 9 Ο. And if node 14 is pulled high such that it 10 turns on transistor 13, that will pull node 15 low; 11 correct? 12 Well, let me be -- let's be specific. Α. If node 13 14 is of a sufficiently high potential to turn on the 14 NMOS transistor 13 and relative to power is at a 15 sufficiently high potential as to turn off transistor 16 12, then node 15 will be discharged to ground through 17 transistor 13 or to the lowest potential. 18 So if we assume that VCC is stable, meaning Ο. 19 it's not transitioning between different values and it's 20 fixed at a certain voltage level, will capacitive 21 coupling induce charge on node 14 from VCC? 22 Objection to form. MR. JONES: 23 Okay. There are several problems THE WITNESS: 24 with that question. Number one, it's not the stability 25 of VCC alone. It is the stability and the absolute
Page 145 1 level of VCC with respect to the VGS turn on limitations 2 of the channels of 12 and 13 transistors. 3 And second, you repeatedly refer to coupling from VCC to node 14, and I have repeatedly said that 4 5 it's coupling from anywhere on to node 14. 6 BY MR. ANDERSON: 7 Okay. And by "anywhere," are you referring to Ο. 8 circuit elements in the integrated circuit that are not 9 shown on Figure 1? 10 I am referring to any device or any Α. 11 interconnect, whether shown in Figure 1 or not, that 12 has -- that has capacitively coupled to some portion of 13 the interconnect 14. 14 Is VCC in McAdams provided throughout operation 0. 15 of the latch shown in Figure 1 of McAdams? 16 Using the term "throughout operation of the Α. 17 latch" as described in the specification of the '492 18 patent, it is not determinable whether that condition is 19 met for VCC in Figure 1 of McAdams. 20 If VCC is a constant voltage that is applied Ο. 21 throughout operation of the latch, does it meet the 22 limitation of Claim 14 with respect to the first 23 terminal? 24 If the latch meets the limitation of Claim 14, Α. 25 then it meets the requirements of that limitation of

<sup>1</sup> Claim 14.

2 Is the VCC terminal in McAdams capable of 0. 3 receiving a constant nonground voltage throughout operation of the latch? 4 5 MR. JONES: Objection to form. Outside the 6 scope of the expert's declarations. 7 THE WITNESS: Yeah. That's not something that 8 can be determined by looking at Figure 1. 9 BY MR. ANDERSON: 10 So you can't tell looking at Figure 1 of Ο. 11 McAdams whether or not that circuit is capable of 12 receiving on the VCC terminal a constant nonground 13 voltage throughout operation of the latch? 14 MR. JONES: Same objections. 15 I'm going to read the limitation THE WITNESS: 16 of Claim 14. "A first terminal for receiving a constant 17 nonground voltage throughout operation of the latch." 18 We understand that that imposes a limitation on 19 the constant nonground voltage as specified in the 492 20 specification at 4:66 through 5:9. 21 And McAdams does not specify. And any such 22 conditions for VCC, you're asking if whether it's 23 capable. We would have to look at the McAdams 24 implementation to understand whether it's capable. 25 111

<sup>1</sup> BY MR. ANDERSON:

2	Q. So can you please answer my question? The
3	question is so you can't tell looking at Figure 1 of
4	McAdams whether or not that circuit is capable of
5	receiving on the VCC terminal a constant nonground
6	voltage throughout operation of the latch?
7	MR. JONES: Objection. Form and outside the
8	scope of the expert's
9	BY MR. ANDERSON:
10	Q. That's a yes-or-no question.
11	A. In order to make a determination about the
12	circuit, I would need more information about it.
13	Q. So you can't tell looking at Figure 1 of
14	McAdams whether or not that circuit is capable of
15	receiving on the VCC terminal a constant nonground
16	voltage throughout operation of the latch?
17	MR. JONES: Outside the scope
18	BY MR. ANDERSON:
19	Q. Your answer is no?
20	MR. JONES: of the expert's declarations and
21	asked and answered several times now.
22	THE WITNESS: Again, if the VCC in McAdams
23	meets the requirements as specified in the '492 patent
24	as specified in column 4:66 through 5:9, then by
25	definition it practices throughout operation of the

<sup>1</sup> latch. If it does not meet that requirement, then it <sup>2</sup> does not meet the condition.

Page 148

<sup>3</sup> BY MR. ANDERSON:

Q. So you can't tell looking at Figure 1 of McAdams whether or not that circuit is capable of receiving on the VCC terminal a constant nonground voltage throughout operation of the latch? You can't tell looking at Figure 1 whether or not it's capable of receiving it?

MR. JONES: Outside the scope of the declarations and asked and answered. It's getting a little abusive here.

THE WITNESS: Now we're talking about a semiconductor that implements this. And what those capabilities are, I can't speak to those.

<sup>16</sup> BY MR. ANDERSON:

Q. So is the VCC terminal capable of meeting the conditions that you say need to be satisfied according to the '492 patent?

<sup>20</sup> MR. JONES: Objection to form. Outside the <sup>21</sup> scope of the declarations.

THE WITNESS: Again, if the VCC terminal meets the conditions for -- throughout -- throughout operation of the latch as defined in the '492 patent column 4:66 through 5:9, then it meets those conditions by

TSG Reporting - Worldwide 877-702-9580

1 definition. 2 MR. ANDERSON: It's a good time for a break. 3 (Recess taken from 2:51 p.m. to 3:12 p.m.) BY MR. ANDERSON: 4 5 Could you please turn to paragraph 27 of the Ο. -779 declaration. 6 7 Α. Yes, I am there. 8 And do you see at the heading B it's your Ο. 9 opinion that throughout operation of the latch means at 10 all times during circuit operation without being 11 disabled? 12 Yes, I see that. Α. 13 So I want to ask some questions to make sure I Ο. 14 understand what that actually entails. What do you mean 15 by at all times during circuit operation? 16 So I mean verbatim the description of this term Α. 17 in the '492 specification which is to say that column 4, 18 line 66, through column 5, line 7, that the -- there is 19 "at least one generator 213 is enabled" throughout 20 circuit operation -- and we can read the whole 21 paragraph, maybe, to provide more context. But "In some 22 embodiments, the synchronous DRAM includes several 23 generators. Each generator is enabled by its own signal 24 EN. Thus, selective generators 213 can be disabled to 25 reduce power consumption (in standby mode, for example).

<sup>1</sup> However, at least one generator 213 is enabled
<sup>2</sup> throughout the circuit operation in order to power
<sup>3</sup> circuits that are never disabled, for example, the
<sup>4</sup> buffer 386. Hence, the VINT voltage is a constant value
<sup>5</sup> throughout the operation of the integrated circuit."
<sup>6</sup> BY MR. ANDERSON:

Page 150

Q. So in that context, what do you mean by at all times during circuit operation? Does it mean at all times that power is applied to the circuit?

A. Well, I'm using circuit operation the way that it's described in the patent. So if in this case there are multiple generators that are presumably on and a selective generator can be disabled, that indicates that operation is -- was achieved at some point.

Q. Okay. So let's take a step back. I want to
 make sure that all of this makes sense.

<sup>17</sup> So Claim 14 says the first terminal for <sup>18</sup> receiving a constant nonground voltage throughout <sup>19</sup> operation of the latch?

<sup>20</sup> A. Yes.

Q. And the construction says at all times during
 circuit operation. Is the circuit in the construction
 the same thing as the latch in Claim 14, or is it
 something more?
 A. So we would go to the circuit as it is being

1 used in the relevant citation. So at least one 2 generator 213 is enabled throughout the circuit 3 operation in order to power circuits that are never 4 disabled. So there is -- there is no specification in 5 this text as to what is not powered by a specific VINT. 6 So I think my question is simpler. Is circuit 0. 7 as used in your construction the same thing as the latch 8 that's recited in Claim 14? Because Claim 14 doesn't recite a circuit, so I need to understand what you mean 9 10 by circuit in the construction. Is it the latch that's 11 recited in Claim 14? 12 So it is the latch that is recited in Claim 14. Α. 13 The latch would be a part of the circuit. 14 What circuit? There's no circuit in Claim 14. Ο.

A. No. I am describing the circuit which is used
 in the specification to define the term throughout
 operation of the latch.

Are you inserting a circuit that includes the latch?

Q. So in your construction, circuit can mean the latch and something more; correct? The latch is a part of the circuit, but it's not necessarily the entirety of the circuit.

A. Outside of my construction, even in the
 specification description, the -- throughout the
 operation of the circuit describes the VINT voltage.

15

Now, we understand that the latch is using the VINT
 voltage.

Q. So I want to make sure I understand the construction of this claim term completely. And from what you've just said, when you refer to at all times during circuit operation, circuit there can be integrated circuit that is mentioned in column 5, line 7 that includes the latch; correct?

9

MR. JONES: Objection to form.

THE WITNESS: The text at 4:66 through 5:7 says that there is at least one generator 213 which is enabled throughout the circuit operation in order to power circuits that are never disabled. And the VINT, if it meets these conditions, is then a constant value throughout the operation of the integrated circuits. BY MR. ANDERSON:

Q. So the problem I'm having is the integrated circuit is not recited in Claim 14; right? Claim 14 recites a programmable latch. So if the latch is operational and the integrated circuit that it's on is not operational, isn't there a conflict?

A. No. It's only the VINT voltage that has to have a constant value in the -- or the circuits that are connected to VINT that are not disabled. It's describing here that there is that one generator 213

Page 152

Page 153 1 which is enabled throughout the circuit operation in 2 order to power circuits that are never disabled. And so 3 VINT and only that VINT voltage, under that -- under that description is the -- is a constant value 4 5 throughout the operation of the integrated circuit. 6 So circling around all of that, I still want to 0. 7 get back to the simple question of is the term "circuit" 8 as used in your construction the same or different as 9 the term "latch" recited the Claim 14? 10 Well, the latch is part of the circuit. Α. 11 So it's different because the circuit can be Ο. 12 more encompassing than simply the latch? 13 Α. It's not different with respect to the power 14 VINT that supplies them. 15 My question is very specific. I want to know 0. 16 is the circuit the same as the latch recited in 17 Claim 14, and your answer suggests that circuit includes 18 more than simply the latch. 19 Is that your understanding? 20 With respect to the power delivery, they are Α. 21 the same because they have the same conditions. 22 In the context of Claim 14, are they the same, 0. 23 or are they different? 24 In the context of Claim 14, the term throughout Α. 25 operation of the latch leads to the explanation herein

<sup>1</sup> in column 4 and column 5, and that states that the VINT
<sup>2</sup> which is the internal voltage that is powering the latch
<sup>3</sup> has this property. It's -- it comes from at least one
<sup>4</sup> generator which is enabled throughout circuit operation
<sup>5</sup> to power circuits that are never disabled, and a latch
<sup>6</sup> is one of those circuits.

Page 154

Q. So again, is the term "circuit" used in your construction the same as the term "latch" used in Claim 14? Is it the same entity? Is the circuit in your construction the latch in Claim 14?

MR. JONES: Objection to form. Asked and answered.

<sup>13</sup> BY MR. ANDERSON:

Q. I think it's a yes-or-no question. Is circuit equal to latch in Claim 14?

A. Well, circuit is not used independently. It's used in the term "circuit operation." And so circuit operation and latch operation under the terms of VINT, if they're powered by the same source, have the same -at least one generator enabling throughout the circuit operation.

Q. Does Claim 14 state that the power supplied to the latch is the same power that's supplied to the circuit that's in your construction? A. Well, that's exactly what this paragraph says. Q. I'm confused. Can you please explain to me how the paragraph indicates that the power that's supplied to the circuit is the same as the power that's supplied to the latch.

Page 155

A. Again, you're asking a question with regards to circuit alone. I'm using the term "circuit operation," which is the same as the -- during the time period of latch operation.

9 The way it comes from the claim is that the 10 claim uses the term throughout operation of the latch. 11 "Throughout operation of the latch" is defined 12 specifically in column 4:66 through 5:7, and it is 13 described specifically as requiring "at least one 14 generator 213" that's "enabled throughout the circuit 15 operation to power circuits that are never disabled." 16 And because it's VINT, one of those circuits is the 17 latch.

Q. But the integrated circuit includes multiple
 VINT generators; right?

A. The term operation of the integrated circuit is defining time period here, but look at the language of -- starting at line 3. At least one generator 213 is enabled throughout the circuit operation. That circuit operation comes from the specification directly which is why we have circuit operation in the construction. 1 But there's no circuit operation in the claim, 0. 2 and that's why I'm trying to understand how circuit 3 operation relates to the other elements of the claim. And the only thing that's close to a circuit in Claim 14 4 5 is the latch. So I need to understand, when you say at 6 all times during circuit operation, is that restricted 7 to at all times during latch operation?

Page 156

A. Well, since the latch is part of that circuit, they are by necessity the same. They are operate -they are receiving their power from the same VINT.

Q. So the circuit that you're referring to in your construction is not the integrated circuit that includes the latch. It is a circuit within the integrated circuit that includes the latch?

A. The term I'm using in the construction is 'circuit operation." It's not fair to break it -- to dissect the term. "Circuit operation" comes directly from the specification. I'm going to read again starting at line 3.

<sup>20</sup> "At least one generator 213 is enabled
<sup>21</sup> throughout the circuit operation in order to power
<sup>22</sup> circuits that are never disabled, for example, the
<sup>23</sup> buffer 386."

And "the VINT voltage," if it satisfies that condition, "is a constant value throughout the operation

Page 157 1 of the integrated circuit, " the integrated circuit being 2 the whole and the circuit connected to the generator 3 being that which is not disabled. 4 Does Claim 14 require a voltage generator? 0. 5 It requires a constant nonground voltage Α. 6 throughout operation of the latch. 7 Ο. Does that require a voltage generator? 8 If we look at the text starting at column 4, Α. 9 line 66, going through column 5 and 7, we see that the 10 condition here is that at least one generator is enabled 11 through circuit operation. 12 So at least one generator is required to 0. 13 provide the VINT signal under your construction; is that 14 correct? 15 Α. That is the -- that is the requirement. At 16 least one generator 213 is -- that is enabled throughout 17 circuit operation. 18 Does that generator require the capability of Ο. 19 being enabled and disabled? 20 Α. I think it has to -- it has to be enabled 21 throughout circuit operation. What other capabilities 22 it may have are not -- not within the scope. 23 If something is on all the time, is it enabled 0. 24 all the time? 25 MR. JONES: Objection to form.

THE WITNESS: Again, that sounds like a
 question about a specific implementation.

<sup>3</sup> BY MR. ANDERSON:

Q. Well, I'm trying to understand what "without being disabled" means. So if the construction includes without being disabled, that implies to me that it could be disabled. Is it required to have the capability of being disabled?

A. The requirement is exactly as is specified in
 the specification language which is simply that at least
 one generator that's enabled throughout circuit
 operation.

Q. But that's not what the construction says. The contribution doesn't say it's enabled throughout circuit operation. It says it's during circuit operation without being disabled, which suggests to me that it could be disabled.

A. I'm sorry, but that's the same thing. Enabled throughout the circuit operation is the same thing as during circuit operation without being disabled.

Q. So is it your opinion that the voltage generator necessarily can be enabled or disabled in the context of Claim 14?

A. Well, in the context of this construction, I think the specification clearly outlines the requirements for throughout operation of the latch, which is that at least one generator 213 is enabled throughout the circuit operation. And when that condition is met, then that generator is a constant value throughout the operation of the integrated circuit.

Page 159

7 Is an external power supply that's provided Ο. 8 constantly to an integrated circuit a power supply that 9 is provided at all times during circuit operation 10 without being disabled? 11 MR. JONES: Objection to form. 12 THE WITNESS: I'd have to see the power supply. 13 BY MR. ANDERSON: 14 Is EVCC in Figure 2A of the '492 patent a Ο. 15 signal that's provided throughout operation of the latch 16 as that term is used in Claim 14? 17 MR. JONES: Objection to form. 18 THE WITNESS: Again, I would have to see the 19 implementation. 20 BY MR. ANDERSON: 21 Implementation of what aspect? Ο. 22 Of what is generating the voltage EVCC and the Α. 23 rest of the circuits. 24 Ο. So if EVCC is connected to the power supply on 25 a computer that is turned on, is that -- it's directly

Page 160 1 connected to the output of a power supply. Is that 2 going to be a voltage that is provided at all times 3 during circuit operation without being disabled? 4 MR. JONES: Objection to form. 5 I haven't formed any opinions on THE WITNESS: 6 power supplies, PC power supplies. And as I've stated, 7 in order to make that determination, I'm going to need 8 to see and investigate the actual product and its 9 configuration. 10 BY MR. ANDERSON: 11 How do you know if a power supply is provided 0. 12 at all times during circuit operation without being 13 disabled? How would you be able to detect that? 14 Well, if the power -- again, it depends on Α. 15 meeting the limitation. And we're talking about the 16 generator here, not necessarily the power supply. Ιf 17 the generator is enabled throughout circuit operation, 18 then it meets the requirement. 19 Can you turn to column 5 of the '492 patent at Ο. 20 line 45? 21 Yes, 45. Α. 22 You see there it says, "In some embodiments, Ο. 23 the terminals 211 and 240 are both connected to the EVCC 24 terminal 214." 25 Α. I see that.

Q. Do those embodiments include a power supply that is provided at all times during circuit operation without being disabled?

MR. JONES: Objection to form. Outside the
 <sup>5</sup> scope of the declarations.

THE WITNESS: Again, that can't be determined
 without looking at them.

<sup>8</sup> BY MR. ANDERSON:

9 Q. So if EVCC is simply an external voltage that's 10 supplied and there's no voltage generator involved in 11 producing it, can it be a voltage that is provided at 12 all times during circuit operation without being 13 disabled according to your construction?

MR. JONES: Same objections.

THE WITNESS: If the implementation can meet the limitation, then it can meet the limitation. If the implementation does meet the limitation, then it meets the limitation. It's up to the implementation.

Q. And the only example that you're able to provide in the '492 patent of a voltage that is supplied at all times during circuit operation without being disabled is in the section between column 4, line 66, and column 5, line 7; correct?

A. As far as I know, that is the only place that

25

14

Page 161

it is discussed. If you're aware of other places where
 it is discussed, I'd be happy to look at them.

Q. So again, I want to go back and make sure that I understand the scope of this construction. And again, I'm troubled by the language "without being disabled."

Does that require that the supply voltage has The ability to be enabled or disabled? Or does it just require that it is always present?

MR. JONES: Asked and answered.

10 THE WITNESS: The only requirement is that it 11 meets the limitation as it is set out in the 12 specification.

<sup>13</sup> BY MR. ANDERSON:

9

19

Q. And I'm trying to understand what that is. And I think the question is pretty straightforward. If it's a supply voltage that's being provided to the circuit, do you have to have an enable signal that turns it on and off? Is that part of your construction?

N

MR. JONES: Same objection.

20 THE WITNESS: I don't see any mention of an
21 enable signal.

<sup>22</sup> BY MR. ANDERSON:

Q. So you don't need an enable signal on a power supply in order to meet this construction; is that correct?

	Page 163
1	A. That's not clear.
2	MR. JONES: Same objection.
3	BY MR. ANDERSON:
4	Q. Is your proposed construction for throughout
5	operation of the latch applicable to the use of that
6	term throughout the claims of the '492 patent?
7	A. Well, I'm not aware of it being used outside of
8	14.
9	Q. Can you look at claim 17?
10	A. Oh, sorry. Oh, I'm sorry. I wasn't aware of
11	any independent claims that used it outside of 14.
12	Q. Yes. Could you look at claim 17 of the '492
13	patent?
14	A. Yes. 17 uses that same language, and the
15	construction there is also applicable.
16	Q. Does the '492 patent provide any disclosure of
17	enable/disable functionality associated with the grounds
18	provided in any of the embodiments shown?
19	MR. JONES: Outside the scope of the
20	declarations.
21	THE WITNESS: I think the '492 patent provides
22	ample specification which we've discussed at length for
23	the term "throughout operation of the latch."
24	BY MR. ANDERSON:
25	Q. Did you consider claim 17 when you opined on

the construction of throughout construction of the latch?

MR. JONES: Objection to form.

THE WITNESS: Well, it's part of construction under Philips (phonetic) is to consider the claim usage of the term.

<sup>7</sup> BY MR. ANDERSON:

Q. I'm asking, did you consider claim 17 when you opined on the proposed construction of throughout operation of the latch?

11

3

A. Yes.

Q. And when we were discussing throughout operation of the latch in the context of the first terminal, you indicated that a voltage generator was part of providing the constant nonground voltage throughout operation of the latch; correct?

17

MR. JONES: Misstates prior testimony.

18 THE WITNESS: I think the statement that I made 19 repeatedly was that the requirement to meet throughout 20 operation of the latch is to meet the specifications 21 description which is having at least one generator 213, 22 a generator being a path to provide power and ground to 23 circuits. That is enabled throughout the circuit 24 operation in order to power circuits that are never 25 disabled.

1 BY MR. ANDERSON:

Q. Where does the '492 patent disclose a generator that provides ground voltage to any of the circuits shown in the '492 patent?

A. I'm looking at column 5, line 3 through 7. A generator that is enabled throughout circuit operation in order to power circuits. Powering circuits means providing power and ground.

9 Q. Does it ever say that the ground voltage is a 10 constant value throughout the operation of the 11 integrated circuit?

<sup>12</sup> A. I think it does as it says that the generator <sup>13</sup> which powers the circuits is enabled throughout circuit <sup>14</sup> operation.

Q. So is it your opinion that a circuit could have -- an integrated circuit could have multiple voltage generators that provide different ground potentials to different parts of the circuit?

19 MR. JONES: Objection to form and scope. 20 You're speaking about a THE WITNESS: 21 hypothetical circuit, but there's certainly circuits, 22 some of which I've worked on, that provide multiple 23 source voltages and multiple drain voltages. 24 BY MR. ANDERSON: 25 Does the '492 provide that disclosure? Q.

Page 166 1 MR. JONES: Same objections. 2 I don't recall the exact portion THE WITNESS: 3 of the specification, but I know there's at least a 4 figure that describes using a negative ground voltage 5 and different -- different supply voltages. 6 BY MR. ANDERSON: 7 I think you already have a copy of that. I'11 Ο. 8 give one to Kevin. 9 This is a copy of the -780 declaration. 10 Okay. I'm going to leave the copy here and Α. 11 close my -790 and take out my -780. 12 So I have the -780 declaration for '492 IPR 13 2019-00780. 14 Q. Can you please turn to paragraph 36 of the -780 15 declaration. 16 Α. Yes. 17 What is your understanding of the McAdams Uda Q. 18 combination that Samsung is proposing? 19 Well, my understanding is that Samsung is Α. 20 proposing that -- one of the buried layer resisted diode 21 combinations from the Uda reference would be 22 incorporated by somebody of ordinary skill in the art 23 looking at McAdams in order to modify that circuit. Ι 24 understand that to be Samsung's contention. 25 So it's your understanding that Samsung is Q.

<sup>1</sup> proposing to take the specific diode as it's implemented <sup>2</sup> in Uda and insert that into the CMOS circuit of McAdams?

A. The element that Samsung has identified as a
 diode, yes.

<sup>5</sup> Q. Is it your understanding that the combination <sup>6</sup> requires taking a diode that's formed at the junction of <sup>7</sup> a resistive epitaxial P region and a buried N region and <sup>8</sup> putting that specific diode construction into the CMOS <sup>9</sup> circuit of McAdams?

A. Well, I understand that to be a combination that could be made but as that is the diode that exists within Uda, to claim that looking at a diode in Uda and being inspired to move it would by necessity mean moving that diode as it functions in Uda.

Q. Can you please turn to paragraph 38 of the same -780 declaration?

17

Α.

Sure. Paragraph 38.

Q. Do you see that in paragraph 38 you say that the diodes in Uda are to protect underlying circuitry during fused programming?

A. Yes, to prepare against destructive damage
 during fused programming, yes.

Q. And you also say in paragraph 38 that
 protecting the underlying circuitry in Uda is solving a
 different problem than that addressed by the '492

<sup>1</sup> patent; correct?

2

A. That's correct.

Q. Is it your contention that a person of ordinary kill in the art would not include a diode in McAdams to protect the underlying circuitry in the same manner that Uda uses a diode for in its implementation?

7 I would say that, first of all, McAdams doesn't Α. 8 recognize the need to protect the node, but let's start 9 with, first, that protecting a node from actual damage 10 from laser which in Uda constitutes breaking the gate 11 oxide of an inset implemented by CMOS is a different 12 problem than protecting a node from erroneous value. 13 More specifically, an erroneous value is not something 14 which destroys the chip, renders it inoperable. It's 15 just something that gives you an incorrect logical 16 state.

Q. So it's your understanding that Uda doesn't disclose that a diode is used to get rid of accumulated charge on a node in order to prevent faulty values from being read from a fuse; correct?

A. That's right. The Uda construction is a fuse with a -- essentially an ECL-type construction. So it's a fuse with a resistor of some medium value going to the lower potential. So in essence there is no variable impedance device. It is a constant impedance device,

1 and the fuse is either connecting to ground or not. 2 And is it your understanding that Samsung's Ο. 3 combination of Uda and McAdams is that a person of ordinary skill in the art would have been motivated to 4 5 include a diode like in Uda and McAdams in order to get 6 rid of accumulated charge to prevent false states? Is 7 that the motivation that was prevented by Samsung? 8 MR. JONES: Objection to form. 9 THE WITNESS: I can't speak to what the 10 motivation of Samsung was. I can speak -- I've reviewed 11 Dr. Baker's declaration, and he certainly seemed to 12 suggest that a McAdams-Uda combination would achieve the 13 same goals as the '492 patent. So whether it was 14 stated, it was certainly implied. 15 BY MR. ANDERSON: 16 I -- do you understand there's a difference 0. 17 between what a circuit is intended to do and what it 18 actually achieves? 19 Α. Yes. 20 So if the diode is present in McAdams as Ο. 21 presented in Samsung's combination, is it necessary for 22 that diode to be included for a particular purpose? 23 To -- to invalidate the claim, it has to No. Α. 24 show that it practices all of the same limitations of 25 the claim, which is not the case.

Page 169

Page 170 1 Do you say that the diode in the McAdams-Uda 0. 2 combination does not maintain the voltage on the 3 Terminal T1 within a predetermined range of values anywhere in your declaration? 4 5 That may not have been in this declaration, but Α. 6 that's certainly the case. 7 I'm going to hand you a copy of Dr. Baker's Ο. 8 declaration that was filed in the -780 proceedings, and 9 I'll just keep it open to page 75 because I want to 10 refer to the figure that's on that page. 11 Α. Okay. 12 So looking at the figure on page 75, assuming 0. 13 that Fuse 10 has been blown, is it your opinion that the 14 diode shown in the green box will not maintain the 15 voltage on node 14 within a predetermined range before 16 power is supplied to the circuit in Figure 1? 17 MR. JONES: Objection. Outside the scope of 18 the declarations that this witness submitted in this 19 proceeding. 20 Maybe if we can bring up Uda, the THE WITNESS: 21 Uda reference, we can look at that Uda diode. 22 BY MR. ANDERSON: 23 It's -- let's assume that's a diode that has an Ο. 24 anode and a cathode and operates as a diode operates 25 such that it has a threshold voltage. And when the

voltage on the anode is greater than the voltage on the cathode by more than the threshold voltage, it will conduct.

4

A. But that's not the diode in Uda.

5 I'm representing to you to make the assumption Ο. 6 that the diode that's presented in Figure 1 is such a 7 diode. And I believe you indicated that if a diode was 8 present in the McAdams-Uda combination, it would not 9 maintain the voltage within a predetermined range of 10 values a few minutes ago in your testimony; is that not 11 correct?

12

MR. JONES: Objection to form.

<sup>13</sup> THE WITNESS: Yeah. I think my testimony was <sup>14</sup> that the Uda diode placed within McAdams would not <sup>15</sup> satisfy keeping the voltage of terminal T1 within the <sup>16</sup> predetermined range.

<sup>17</sup> BY MR. ANDERSON:

Q. So if the diode shown in Figure 1 on page 75 here was just a CMOS p-n junction diode, would it accomplish what the claims of the '492 recite with respect to the diode in terms of maintaining the voltage on node 14 within a predetermined range of values? MR. JONES: Objection to form and outside the scope of declarations.

THE WITNESS: Again -- that, I think, is --

25

we'd have to look at that more cleanly in terms of looking at a modification. I think we've already stated that McAdams, with a diode as per the '492 patent, that those diodes act the same.

<sup>5</sup> My statement, and I want to be very clear on <sup>6</sup> this for the record, is that the Uda diode does not keep <sup>7</sup> the voltage on terminal 1 within the predetermined range <sup>8</sup> of values.

<sup>9</sup> BY MR. ANDERSON:

Q. So you haven't opined, then, on if a regular p-n junction diode that is compatible with the CMOS process of McAdams were inserted as shown on page 75 of Dr. Baker's report, how that would operate, have you?

14 Well, I think -- I think we can agree that if Α. 15 Dr. Baker has created a diode drawing which mirrors the 16 '492 patent, then it mirrors the '492 patent. But the 17 question that you raised was the motivation to bring the 18 Uda diode into McAdams, and that's the context in which 19 I answered which is that the Uda diode brought into 20 McAdams does not keep the voltage at Terminal 1 within 21 the predetermined range of values.

Q. Does the '492 patent use a special diode in the embodiments that include a diode?

A. I'm not sure what you mean by "special."
 Q. I'm not sure I do either. Is there something

Page 173 1 specific about the diode 234 in Figure 2 of the '492 2 patent that is dissimilar in operation from a standard 3 p-n junction diode? 4 MR. JONES: Objection to form. 5 The diode in Figure 2 is a THE WITNESS: 6 standard p-n diode unlike the Uda diode. 7 BY MR. ANDERSON: 8 And does a person of ordinary skill in the art Ο. 9 know what you mean when you say a standard p-n junction 10 diode? 11 Α. I would hope so. 12 At the time of the invention of the '492 Ο. 13 patent, would a person of ordinary skill in the art have 14 been able to include a standard p-n junction diode as 15 Dr. Baker has shown in the drawing on page 75? 16 Objection to form and outside the MR. JONES: 17 scope of the declarations. 18 THE WITNESS: Again, this is -- I have not 19 opined on what was possible at a specific time. I will 20 say that a diode that functions as a diode and as described in the '492 patent is generally considered a 21 22 p-n junction and unlike the Uda diode which was brought 23 in by Dr. Baker. When he says in this declaration on 24 page 75 diode added based on Uda, I take that to mean a 25 diode added based on Uda, not a diode added based on the

TSG Reporting - Worldwide 877-702-9580

Page 174 1 general knowledge of p-n junctions. 2 BY MR. ANDERSON: 3 I'm handing you a copy of Exhibit 1010 which is Ο. U.S. Patent 5,619,469 to Joo, J-o-o. 4 5 I see that. Α. 6 Can you please turn to Figure 3 of Joo? Ο. 7 Actually, Figure 2 of Joo. 8 Okay. I'm on Figure 2 of Joo. Α. 9 Ο. So when MP1 in Figure 2 of Joo is conductive, 10 does the fuse, Fuse 2, connect terminal N2 and VCC? 11 MR. JONES: Objection to form. 12 Well, the Fuse 2 either does or THE WITNESS: 13 does not connect VC- -- VCC to N2. I'm not sure what --14 why there was a condition based on MN1 implied in your 15 question. 16 BY MR. ANDERSON: 17 Ο. So are FENB and FPR latch initialization 18 signals as that term is used in the '492 patent? 19 MR. JONES: Objection to form. Outside the 20 scope of the declarations. 21 THE WITNESS: Can you -- if you could point to 22 the exact place in the '492 patent where you're talking 23 about those latch initialization signals. 24 BY MR. ANDERSON: I believe the latch initialization signals are 25 Ο.

Page 175 1 discussed -- wait a second. I got to find my '492. 2 I have it. It's 2:22 through 32. Α. 3 Yes. Is it your opinion that the FENB and FPR Ο. signals in Figure 2 of Joo are latch initialization 4 signals as that term is used in the '492 patent? 5 6 MR. JONES: Same objections. 7 THE WITNESS: They are certainly involved in 8 the power-up of the circuit in Figure 2. I think 9 whether they initialize the latch is something I would 10 have to consider. 11 BY MR. ANDERSON: 12 Okay. I'm going to hand you your declaration Ο. 13 in support of the preliminary response in the -781 14 proceeding. And if you could turn to paragraph 38. 15 Well, actually, paragraph 37 you state that the 16 signal FENB, Fuse Enable Bar, and Fuse Predischarge, 17 FPR, disable the fuse and discharge the node N2 during 18 power-up. This action disables the latching portion of 19 the circuit before power has stabilized. 20 So there you indicate that these signals 21 disabled the latch; is that correct? 22 They disabled the latching activity, which is Α. 23 to say that they disable the latch from assuming -- and 24 the latch here being NP4 MN1 into Inverter 3, it 25 prevents them from assuming an incorrect latch state.

Page 176 1 And in paragraph 38 you state that the Ο. Okay. 2 '492 specification describes the absence of external 3 control signals for the latch as an advantage that is 4 preserved by some embodiments of the present invention. 5 Do you see that? 6 Α. T do. 7 And you cite to column 2, lines 22 to 27; Ο. 8 correct? 9 Α. That's correct. 10 And that is where the '492 patent discusses Q. 11 latch initialization signals; correct? 12 Α. That's correct. 13 0. And you say that Joo teaches away from this 14 aspect. 15 What do you mean by "Joo teaches away from this 16 aspect"? 17 Well, the -- the '492 specification is saying Α. 18 that a simpler latch, one that doesn't require external 19 control signals, is advantageous, which I think is a 20 statement that most POSITA would agree with. 21 And Joo is specifically creating two signals 22 that are used at power up in order to -- in order to 23 generate a state, an initial state of the latch and then 24 to sample the state of the fuse into that latch. And so 25 that is sort of directly contrary to what the '492

<sup>1</sup> patent envisions as an advantage that it called out as <sup>2</sup> being a particular advantageous property of the prior <sup>3</sup> art that they maintain in their invention.

Page 177

Q. And in column 2, it says that at line 21 or 22 prior art latch of Figure 1 has an advantage that a latch initialization does not require a latch initialization signal from outside the latch, and at column 3, line 66 that you also cite to in paragraph 38, it says no external signal is used to initialize the latch.

<sup>11</sup> So in paragraph 38, aren't you indicating that <sup>12</sup> Joo includes latch initialization signals which is <sup>13</sup> contrary to the teachings of the '492 patent?

14 Well, I would say that they have orthogonal Α. 15 intents. And specifically when I use the term "teaching 16 away," I'm simply using that to mean that we have two 17 inventions which took completely orthogonal approaches 18 to a problem. One preserving the 0 initialization and 0 19 power-up signals for those advantages. And another one 20 that specifically created a power-up circuitry in order 21 to initialize the feedback of the latch inverter.

Q. Okay. So just to be clear, you haven't formed an opinion with respect to whether or not FENB and FPR in Figure 2 of Joo are latch initialization signals as that term is used in the '492 patent; correct?

Page 178 1 I think they are certainly used during Α. No. 2 initialization to the extent that initialization is 3 defined as power-up. But the patent does not go into 4 great detail about what kind of additional properties 5 might be considered for latch initialization signals. 6 All right. I'm confused by your answer. Ο. Have 7 you formed an opinion as to whether or not the FENB and 8 FPR signals in Figure 2 of Joo would constant latch 9 initialization signals as that term is used in the '492 10 patent? 11 Objection to form. MR. JONES: 12 Again, I think it's consistent in THE WITNESS: 13 the '492 patent's description of latch initialization 14 signals. 15 BY MR. ANDERSON: 16 I'm handing you -- and I know you already have Ο. 17 a copy, but this is your declaration in support of the 18 response in the -781 proceeding. 19 Give me one minute to dispose of Joo. Α. 20 I have that declaration. Okay. 21 Okay. If you can please turn to paragraph 35. Ο. 22 And in paragraph 35 you refer to the body diode that 23 Samsung has pointed out in Joo. 24 Do you see that? 25 Α. I do.

Page 179 1 And do you understand that the body diode in 0. 2 Figure 2 of Joo that Samsung has identified is between 3 the node N2 and ground? Yes, I understand that that's the body diode 4 Α. 5 that was identified. 6 Do you agree that such a body diode exists if 0. 7 the PMOS transistor MP1 is constructed according to 8 conventional CMOS fabrication techniques? 9 Α. I think as long as we're dealing with a CMOS 10 process and not by CMOS, and I would say that a body 11 diode exists for the source and drain of a P MOSFET. 12 So yes, the body diode that Samsung has 0. 13 identified would exist if the PMOS transistor is 14 constructed according to a conventional CMOS fabrication 15 techniques? 16 MR. JONES: Objection. Outside the scope of 17 the declarations. 18 THE WITNESS: We may have to point to the exact 19 fabrication techniques, but in general a PMOS diode 20 designed in the technology of the day, pick your CMOS version maybe what? 65 or 130 nanometer at the time, 21 22 that would include body diodes. 23 BY MR. ANDERSON: 24 And do you understand that Samsung pointed to 0. 25 an additional reference, the Westy (phonetic) reference,

Page 180 1 to show conventional CMOS fabrication techniques? 2 Α. Yes. 3 So for the body diode that has its anode at Ο. 4 node N2 and its cathode at ground and you understand 5 that's the connectivity of the body diode that was 6 identified by Samsung; correct? 7 MR. JONES: Objection to form. 8 I think if you're referring to THE WITNESS: 9 the body diode, then the cathode should not be connected 10 to ground. 11 BY MR. ANDERSON: 12 It would be connected to the terminal VCC? Ο. 13 So if -- if we are -- if we're looking at a Α. 14 body diode -- let me make sure I got this correct --15 then that is between the -- I'm sorry. I know the 16 diffusion regions are P plus, and so the anode is 17 connected to Node 2. And in order to dissipate voltage, 18 that diode would have to have its N which is its 19 cathode. It would have to point upward in order to 20 dissipate. 21 So it would be connected to BDD? Ο. Or VCC? 22 Α. VCC. 23 And if the voltage on node N2 is more than a Ο. 24 diode threshold voltage greater than the voltage on the 25 terminal VCC, then that diode is forward-biased and
Page 181

would conduct current; correct?

2 That assumes certain elements of construction. Α. 3 There are situations where that might not happen. But if the -- if the diode is constructed such that the P 4 5 plus region is the -- is the anode and the end is the 6 cathode, then that diode would clamp the voltage across 7 it to one diode drop. A higher forward voltage would 8 not be allowed.

9 Q. So if -- if the voltage at node N2 is more than 10 a diode threshold voltage greater than the voltage on 11 terminal VCC, then the diode is going to clamp and force 12 the voltage on node N2 to be no greater than the diode 13 threshold greater than the voltage at VCC; correct?

14 I would say in order for -- you may have to Α. 15 short VCC to ground. If it were just at a 0 potential, 16 that might act a little bit differently. But if that 17 diode is going to limit the potential difference between 18 N2 and the cathode to one diode drop, and -- so the 19 cathode would -- that node N2 would by necessity not be 20 more than that diode drop above whatever the cathode is 21 connected to.

Q. So based on the presence on the body diode, if power is not applied to -- the circuit of Figure 2 of Joo, the voltage on node N2 cannot be more than a diode threshold voltage greater than the voltage on VCC;

Page 182

<sup>1</sup> correct?

MR. JONES: Objection. Form. Outside the scope of the declarations.

THE WITNESS: So in Joo, the parasitic diode will impose that VT limit. What I objected to was the statement that Joo specifically teaches that diode for a diode, a discrete diode for that purpose of keeping the voltage within a predetermined range.

<sup>9</sup> BY MR. ANDERSON:

Q. So you don't disagree that the diode is there. It's just the diode isn't there for the particular purpose that the claim requires?

A. Well, the diode, the diode cannot serve that
 purpose.

15

Q. I'm sorry. I don't understand the distinction.

A. Well, as I describe, Joo functions by
 discharging N2 using the MN1 transistor. So the time - what you're describing in terms of that node being above
 VCC, even when VCC is grounded, is prevented in
 operation by MN1.

Q. So it's your opinion that because MN1 discharges the voltage on node N2 after the fuse has been programmed, the body diode can't dissipate the charge on node N2?

A. I would say there's no opportunity for that

25

<sup>1</sup> diode to dissipate that -- to dissipate charge because
<sup>2</sup> there was no charge.

Q. Because N -- because MN1 has turned on, pulled it all the way; is that correct?

A. It has -- it has minimally dissipated that
 charge, assuming it's a functional MOS device. It has
 dissipated that charge to VSS.

Q. So you don't dispute that the charge on node N2 9 is dissipated. It's just not done by the body diode 10 that Samsung has identified?

<sup>11</sup> A. Well, specifically it would never be done by <sup>12</sup> that body diode because it's done by specialized Joo <sup>13</sup> circuitry.

Q. Okay. If we look at Claim 1 of the '492 patent and this is at column 48 at line 55, it says a diode for keeping a voltage on the terminal T1 within a predetermined range of values before power is supplied to the latch.

<sup>19</sup> Can a transistor MN1 in Joo dissipate the <sup>20</sup> voltage on node N2 before power is supplied to the <sup>21</sup> latch?

A. Well, as power is stabilizing to the latch, if we refer to Figure 3, I'd say that power has been applied to the latch at the point before the T1 window. At that point power has been applied to the latch.

## Page 183

Page 184 1 But before power is supplied to the latch, MN1 Ο. 2 can't turn on, can it? 3 Before that point, the control line FPR is Α. rising, and it's rising with respect to ground. 4 5 So you're drawing a distinction as to when 0. 6 power is supplied to what portion of the latch? Т 7 quess, what are you identifying as the latch in Figure 2 8 of Joo? 9 Well --Α. 10 Objection to form. MR. JONES: 11 BY MR. ANDERSON: 12 Is MN1 part of the latch? Ο. 13 Well, the entirety of the fuse and latch Α. 14 combination is all of the circuitry here. A latch in 15 general is understood to be a pair of inverters or a 16 system which is in positive feedback. In other words, 17 the latch maintains its value. 18 So that's what's shown in Figure 40; right? Or 0. 19 in Box 40 of Figure 2 of Joo? 20 Α. That is what's shown in Figure 40. But 21 depending on implementation, if a latch had, say, 22 certain enable signals or had certain additional 23 circuitry, it would not be improper to say that that 24 circuitry was part of the latch even though it's not the 25 inverter feedback.

Page 185 1 So as VCC ramps up, power is being supplied to Ο. 2 the latch circuitry in Box 40 as well as the chain of 3 elements that includes the Fuse 2; correct? 4 Α. I'm sorry. Can you repeat that? 5 Do you see in Figure 2 of Joo there's a Ο. Sure. 6 VCC rail at the top of Box 40 and above the fuse, 7 Fuse 2? 8 Α. T do. So before power is supplied on VCC, will the 9 0. 10 body diode that's between N2 and VCC keep the voltage on 11 node N2 within a predetermined range of values? 12 Well, the body diode is going to enforce a Α. 13 one-threshold voltage limit in the difference between N2 14 and whatever potential the body of NP1 is at. 15 And you would agree that the transistor MN1 in 0. 16 Joo discharges the voltage on the node N2 after power 17 has been supplied to latch in Figure 2; correct? 18 I would say that it discharges it in the Α. 19 process of power being applied to the latch. 20 But it is necessary to have power supplied to Ο. 21 the latch in order for MN1 to be conducting, is it not? 22 It is not necessary for the final power value Α. 23 of the ramp to have been achieved before MN1 is 24 conductive. In fact, MN1 will be conductive 25 significantly before the ramp is finished.

Page 186 1 Can you please turn to Claim 1 of the '492 Ο. 2 patent? And do you see the term within the programmable 3 electrical patent that says -- and this is around line 4 I'll let you get there. 47. 5 Α. Okay. 6 Claim 1 says when the programmable element --Ο. 7 I'm one line too low. one second. 8 So around line 45 it says when the programmable 9 element is conductive, the programmable path connects 10 the terminal T1 to the first terminal. 11 Do you see that? 12 Α. I see where you're reading that. 13 Is it your opinion that that term should be Ο. 14 understood to mean that the programmable path, the 15 programmable element is the only circuit element that 16 controls the conductivity of the path between the 17 terminal T1 and the first terminal? 18 Α. Yes. In order to understand this limitation, 19 we have the requirement that the -- when the programmer 20 element is conductive, so in the case of the fuse, that would be when it is whole, the programmable path must 21 22 connect T1 and the first terminal; the first terminal 23 being the power rail and the general implementation. 24 Connect meaning actually short those together. And when 25 the programmable element is nonconductive, equivalent

Page 187 1 example being fuse blown, that the programmable path does not connect terminal T1 to the first terminal. 2 3 Ο. Okay. And that connectivity is -- is understood by 4 Α. 5 one of ordinary skill in the art to not be subjective to time or other limitations. 6 7 And just to be concise, it's then your Ο. 8 understanding that that claim term means that the 9 programmable element is the only circuit element that 10 controls the conductivity of the path between the 11 terminal T1 and the first terminal; correct? 12 Α. That's correct. 13 And that's how a person of ordinary skill in Ο. 14 the art would understand the ordinary meaning of that 15 claim term? 16 That's how somebody looking at a Α. Yes. 17 programmable element connecting two named nodes would 18 understand those two named nodes being connected as 19 being directly conductive or shorting or functionally 20 shorting. 21 MR. ANDERSON: Could we take a short break? 22 Yeah, sure. MR. JONES: 23 (Recess taken from 4:24 p.m. to 4:34 p.m.) 24 BY MR. ANDERSON: 25 Okay. I'm going to hand you Exhibit 1005 which Q.

Page 188 1 is the Fu reference which I just have a few questions 2 with respect to Fu that I anticipate the answers will be 3 similar to what I got from McAdams. 4 Can you please turn to Figure 4 of Fu. 5 Okay. We are at Figure 4. Α. 6 And like we discussed earlier with respect to Ο. 7 Figure 1 of McAdams, does Figure 4 of Fu include an 8 inverter of programmable element in fuse FR and a 9 variable impedance path N1 as those features are shown 10 in Figure 2A of the '492 patent? 11 Objection to form. MR. JONES: 12 I would say that the Figure 4 THE WITNESS: 13 in --14 BY MR. ANDERSON: 15 Fυ. 0. 16 Sorry. The elements and their Α. Fu. 17 connectivity correspond -- those three elements and 18 their connectivity, the fuse, the variable impedance 19 path and the inverter could be said to correspond to 20 Figure 2A of the '492 patent. 21 Okay. And if we assume that when fuse FR is 0. 22 blown, some charge is deposited on node A, will the charge on node A stay there indefinitely if power is not 23 24 supplied to the latch circuit shown in Figure 4? 25 Α. So I'm going to give the same qualification as

<sup>1</sup> with the McAdams case just that in order for -- to be <sup>2</sup> assured that power will eventually dissipate, the entire <sup>3</sup> semiconductor must be off.

4

Q. Thank you. Let me rephrase the question.

Page 189

<sup>5</sup> So if the power to the entire integrated <sup>6</sup> circuit device that includes the circuit shown in <sup>7</sup> Figure 4 of Fu is off and some charge is deposited on <sup>8</sup> node A when the fuse FR is blown, that charge will <sup>9</sup> eventually leak away; correct?

A. I'm going to assume that the intent of your question was that the charge was deposited before power went away. I don't know how charge would be deposited after -- afterwards necessarily. That whole semiconductor is off without the programming of the fuse.

Q. Okay. That might be a fundamental misunderstanding that I have, so let me ask one more question about that.

<sup>19</sup> So if power is off to a semiconductor device <sup>20</sup> and the laser is used to program the fuse FR, could the <sup>21</sup> cutting of that fuse result in charge being deposited on <sup>22</sup> the node A?

<sup>23</sup> A. Yes.

Q. Okay. And the mechanism that the charge from node A would be dissipated in Figure 4 of Fu is similar

Page 190 1 to that shown in McAdams, namely the presence of the 2 variable impedance path N1 and the gates of P10 and N2 that are included in the inverter; is that correct? 3 4 MR. JONES: Objection to form. 5 So it's a -- assuming that all THE WITNESS: 6 power is off in the circuit -- we're in the entire 7 semiconductor -- and there exists through some mechanism 8 residual charge on node A, and the fuse FR is blown so 9 as to say completely open. The mechanisms by which that 10 charge would dissipate, again, over an indeterminate 11 time would be through the noninfinite resistance of the 12 transistor N1 from its -- from its drain to source. 13 Even when off, it has -- the channel has some 14 resistance. And through any potential leakage, gate to 15 body or gate to source or gate to drain over the 16 transistors P10 and N2 as shown in Figure 4 of the '696 17 patent. 18 BY MR. ANDERSON: 19 Okay. In Figure 4 of Fu, is the VCC terminal Ο. 20 capable of receiving a constant nonground voltage at all 21 times during circuit operation without being disabled? 22 Objection to form. MR. JONES: 23 That can't be determined looking THE WITNESS:

<sup>24</sup> at Figure 4.

25 ///

<sup>1</sup> BY MR. ANDERSON:

2 So you can't determine whether or not the VCC Ο. 3 terminal shown in Figure 4 is capable of receiving a 4 constant nonground voltage at all times during circuit 5 operation without being disabled; correct? 6 MR. JONES: Same objection. THE WITNESS: As I said, you would need to see 7 8 the circuit and the entirety of the device in order to 9 make that determination. 10 MR. ANDERSON: No further questions. 11 MR. JONES: I have no questions either. 12 13 (Time noted: 4:40 p.m.) 14 --000--15 16 17 18 19 ERIK DE LA IGLESIA 20 Subscribed and sworn to before me 21 this \_\_\_\_\_ day of \_\_\_\_\_ 2020. 22 23 24 NOTARY PUBLIC 25

Page 191

1	Page 192 CERTIFICATE
2	State of California )
3	) ss: County of Alameda )
4	
5	I, Susan F. Magee, RPR, CCRR, CLR, Certified
6	Shorthand Reporter No. 11661 within and for the State of
7	California, do hereby certify:
8	That ERIK DE LA IGLESIA, the witness whose
9	deposition is hereinbefore set forth; was duly sworn by
10	me and that such deposition is a true record of the
11	testimony given by such witness.
12	I further certify that I am not related to any
13	of the parties to this action by blood or marriage; and
14	that I am in no way interested in the outcome of this
15	matter.
16	IN WITNESS WHEREOF, I have hereunto set my hand
17	this 10th day of February 2020.
18	
19	
20	Susan Maaee
21	
22	Susan F. Magee, RPR, CCRR, CLR
23	CSR NO. 11001
24	
25	

TSG Reporting - Worldwide 877-702-9580

		Page	193
1	ERRATA SHEET		
2	Case Name:		
3	Deposition Date:		
4	Deponent:		
5	Pg. No. Now Reads Should Read Reason		
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			
21			
	Signature of Depo	onent	
22			
	SUBSCRIBED AND SWORN BEFORE ME		
23	THIS DAY OF, 2020.		
24			
25	(Notary Public) MY COMMISSION EXPIRES:		

TSG Reporting - Worldwide 877-702-9580