
R. JACOB BAKER, PH.D., P.E.

Professor of Electrical and Computer Engineering
Department of Electrical and Computer Engineering

6775 Agave Azul Court
Las Vegas, NV 89120

(725) 777-3755 (Home Office)

Email: rjacobbaker@gmail.com

Website: <http://CMOSedu.com/jbaker/jbaker.htm>

EDUCATION

Ph.D. in Electrical Engineering; December 1993; University of Nevada, Reno, GPA 4.0/4.0. Dissertation Title: *Applying power MOSFETs to the design of electronic and electro-optic instrumentation.*

M.S. and B.S. in Electrical Engineering; May 1986 and 1988; University of Nevada, Las Vegas. Thesis Title: *Three-dimensional simulation of a MOSFET including the effects of gate oxide charge.*

ACADEMIC EXPERIENCE

January 1991 - Present: Professor of Electrical and Computer Engineering at the **University of Nevada, Las Vegas** from August 2012 to present. From January 2000 to July 2012 held various positions at **Boise State University** including: Professor (2003 – 2012), Department Chair (2004 - 2007), and tenured Associate Professor (2000 - 2003). From August 1993 to January 2000 was a tenured/tenure track faculty member at the **University of Idaho**: Assistant Professor (1993 - 1998) and then tenured Associate Professor (1998 - 2000). Lastly, from January 1991 to May 1993 held adjunct faculty positions in the departments of Electrical Engineering at the University of Nevada, Las Vegas and Reno. Additional details:

- Research is focused on analog and mixed-signal integrated circuit fabrication and design. Worked with multi-disciplinary teams (civil engineering, biology, materials science, etc.) on projects that have been funded by EPA, DARPA, NASA, Army, DMEA, and the AFRL.
- Current and past research and development interests are:
 - o Capacitive sensing techniques using delta-sigma modulation and interfacing to sensors
 - o Circuit design and fabrication for the control, use, and storage of renewable energy using thermoelectric generators
 - o Design of electrical/biological circuits and systems using electrowetting on dielectric for automating and controlling biological experiments
 - o Design of readout integrated circuits (ROICs) for use with focal plane arrays (FPAs)
 - o Heterogeneous integration of III-V photonic devices (e.g. FPAs and VCSELs) with CMOS
 - o Methods (e.g., 3D packaging and capacitive interconnects) to reduce power consumption in semiconductor memories, memory modules, and digital systems using custom and non-custom (e.g., FPGAs) implementations
 - o Analog and mixed-signal circuit fabrication and design for communication systems, synchronization, energy storage, data conversion, and interfaces

- o The design of writing and sensing circuitry for emerging nonvolatile memory technologies, focal planes, and displays (arrays) in nascent nanotechnologies (e.g. magnetic, chalcogenide)
- o Reconfigurable electronics design and fabrication using nascent memory technologies such as the memristor to implement FPGAs
- o Finding an electronic, that is, no mechanical component, replacement for the hard disk drive using nascent fabrication technologies
- o Power electronics circuit design for consumers and consumer electronics including power management and adaptive control to reduce power consumption
- o Design of bandpass delta-sigma modulators for IQ demodulation in wireless communication systems
- o University prototyping, fabricating, and packaging of integrated circuits
- Led, as chair, the department in graduate curriculum (MS and PhD), program development, and ABET accreditation visits.
- Worked with established and start-up companies to provide technical expertise and identify employment opportunities for students.
- Held various leadership and service positions including: ECE chair, graduate coordinator, college curriculum committee (chair), promotion and tenure committee, scholarly activities committee, faculty search committee, university level search committees, etc. Collaborate with College of Engineering faculty on joint research projects.
- Taught courses in circuits, analog IC design, digital VLSI design and fabrication, and mixed-signal integrated circuit design to both on- and, via the Internet, off-campus students. Research emphasis in integrated circuit design using nascent technologies.

INDUSTRIAL EXPERIENCE

- 2017 - present:** Working with Vorpall Research Systems, Las Vegas, NV on the design of integrated circuit electronics and optoelectronics for optical transceivers used in LIDARs/LADARs.
- 2013 - present:** Working with Freedom Photonics on the integration, fabrication and design, of optoelectronics with CMOS integrated circuits. Work includes the design of compact optical transceivers for range finding applications, high-efficiency integrated silicon avalanche photodetectors for quantum key receivers, Geiger mode SiGe receivers for long-range communications, cryptography, and the fabrication of near-infrared focal plane arrays. Packaging and testing of numerous chips fabricated in both CMOS and SiGe technologies.
- 2013 - present:** Working with Mission Support and Test Services, LLC (MSTS, formerly National Security Technologies, LLC, [NSTec]) on the Design and Fabrication of Integrated electrical/photonic application specific integrated circuit (ASIC) design for use in the implementation of diagnostic instrumentation.
- 2016 - 2019:** Worked with Attollo Engineering on the design of transient digitizers for the capture of high-speed signals for range finders using LEDs and lasers in compact optical transceivers.
- 2013 - 2015:** Consultant for OmniVision. Working on integrating CMOS image sensors (CIS) with memory for very high-speed consumer imager products. Design specialty DRAM, high-speed interfaces between CIS and DRAM, packaging techniques to pair the CIS with DRAM.
- 2010 - 2013:** Worked with Arete' Associates on the design of high-speed compressive transimpedance amplifiers for LADAR projects and the design of ROIC unit cells. Work funded by the U. S. Air Force.
- 2013:** Cirque, Inc. Consulting on the design of analog-to-digital interfaces for capacitive touch displays and pads.

2012: Consultant at Lockheed-Martin Santa Barbara Focal Plane Array. CMOS circuit design and fabrication for the development and manufacture of infrared components and imaging systems with an emphasis on highest sensitivity Indium Antimonide (InSb) focal plane arrays (FPAs) in linear through large staring formats. Product groups include FPAs, integrated dewar assemblies (IDCAs), camera heads, high-speed interfaces between image processors and imaging systems, and infrared imaging systems.

2010 - 2012: Working with Aerius Photonics (and then FLIR Inc. when Aerius was purchase by FLIR) on the design of Focal Plane Arrays funded (SBIRs and STTRs) by the U.S. Air Force, Navy, and Army. Experience with readout integrated circuits (ROICs) and the design/layout of photodetectors in standard CMOS.

2009 - 2010: Sun Microsystems, Inc. (now Oracle) VLSI research group. Provided consulting on memory circuit design/fabrication and proximity connection (PxC) interfaces to DRAMs and SRAMs for lower power, 3D packaging, for memory modules and controllers implemented with FPGAs and custom ASICs.

2009 - 2010: Contour Semiconductor, Inc. Design of NMOS voltage and current references as well as the design of a charge pump for an NMOS memory chip.

1994 - 2008: Affiliate faculty (Senior Designer), Micron Technology. Designed CMOS circuits for DRAMs including DLLs, PLLs for embedded graphics chips, voltage references and regulators, data converters, field-emitting display drivers, sensing for MRAM (using delta-sigma data conversion topologies), SRAMs, CMOS active pixel imagers and sensors, power supply design (linear and switching), input buffers, etc. Worked on a joint research project between Micron and HP labs in magnetic memory fabrication and design using the MTJ memory cell. Worked on numerous projects (too many to list) resulting in numerous US patents (see following list). Considerable experience working with product engineering to ensure high-yield from the production line from fabrication to test. Co-authored a book on DRAM circuit design through the support of Micron. Gained knowledge in the entire memory design process from fabrication to packaging. Developed, designed, and tested circuit design techniques for multi-level cell (MLC) Flash memory using signal processing.

January 2008: Consultant for Nascentric located in Austin, TX. Provide directions on circuit operation (DRAM, memory, and mixed-signal) for fast SPICE circuit simulations.

May 1997 - May 1999: Consultant for Tower Semiconductor, Haifa, Israel. Designed CMOS integrated circuit cells for various modem chips, interfaces, and serial buses including USB circuits, charging circuits based upon power up/down circuits using an MOS or bandgap reference, pre-amplifiers, comparators, etc.

Summer 1998: Consultant for Amkor Wafer Fabrication Services, Micron Technology, and Rendition, Inc., Design PLLs and DLLs for custom ASICs and a graphics controller chip.

Summers 1994 - 1995: Micron Display Inc. Designing phase locked loop for generating a pixel clock for field emitting displays and a NTSC to RGB circuit on chip in NMOS. These displays are miniature color displays for camcorder and wrist watch size color television. Worked on the fabrication and design of video peripheral circuits for these displays.

September - October 1993: Lawrence Berkeley Laboratory. Designed and constructed a 40 A, 2 kV power MOSFET pulse generator with a 3 ns rise-time and 8 ns fall-time for driving Helmholtz coils.

Summer 1993: Lawrence Livermore National Laboratory, Nova Laser Program. Researched picosecond instrumentation, including time-domain design for impulse radar and imaging.

December 1985 - June 1993: (from July 1992 to June 1993 employed as a consultant while finishing up my Ph.D.), E.G.&G. Energy Measurements Inc., Nevada, Senior Electronics Design Engineer.

Responsible for the design and manufacturing of instrumentation used in support of Lawrence Livermore National Laboratory's Nuclear Test Program. Responsible for designing and fabricating over 30 electronic and electro-optic instruments including: CCD camera design, fiber optic transmitters employing high speed laser drive electronics, receivers employing envelop tracking for DC voltage restoration and regeneration of received information, receiver low noise amplifier design, frame synchronizers for re-assembling transmitted images, high-speed SRAM memory system design with battery back-up, calibration equipment design such as a tunnel diode pulse generator for testing compensation of oscilloscopes and DAC design for calibrating CCD readout electronics, power supply and battery charger designs, sweep circuits for streak cameras, Pockel's cell drive electronics, vertical amplifier design using HBTs for analog oscilloscopes used at the Nevada Test Site, and 10 kV ramp designs using a planar triode to name some of the designs.

This position provided considerable fundamental grounding in EE with a broad exposure to PC board design to the design of cable equalizers. Summarizing, I gained experience in circuit design technologies including: bipolar, vacuum tubes (planar triodes for high voltages), hybrid integrated circuit fabrication and design, GaAs (high speed logic and HBTs), krytrons, power MOSFETs, microwave techniques, fiber optic transmitters/receivers, etc.

Summer 1985: Reynolds Electrical Engineering Company, Las Vegas, Nevada. Gained hands on experience in primary and secondary power system design, installation and trouble-shooting electric motors on mining equipment.

MEMBERSHIPS IN PROFESSIONAL AND SCHOLARLY ORGANIZATIONS

IEEE (student, 1983; member, 1988; senior member, 1997; Fellow, 2013)

Member of the honor societies Eta Kappa Nu and Tau Beta Pi

Licensed Professional Engineer

HONORS AND AWARDS

- Consolidated Students of the University of Nevada, Las Vegas (CSUN) Faculty Award, 2017
- Tau Beta Pi UNLV Outstanding Professor of the Year in 2013 - 2016
- UNLV ECE Department Distinguished Professor of the Year in 2015
- IEEE Fellow for contributions to the design of memory circuits - 2013
- Distinguished Lecturer for the IEEE Solid-State Circuits Society, 2012 - 2015
- IEEE Circuits and Systems (CAS) Education Award - 2011
- Twice elected to the Administrative Committee of the Solid-State Circuits Society, 2011 - 2016
- Frederick Emmons Terman Award from the American Society of Engineering Education - 2007
- President's Research and Scholarship Award, Boise State University - 2005
- Honored Faculty Member - Boise State University Top Ten Scholar/Alumni Association 2003
- Outstanding Department of Electrical Engineering faculty, Boise State 2001
- Recipient of the IEEE Power Electronics Society's Best Paper Award in 2000
- University of Idaho, Department of Electrical Engineering outstanding researcher award, 1998-99
- University of Idaho, College of Engineering Outstanding Young Faculty award, 1996-97

SERVICE

Reviewer for IEEE transactions on solid-state circuits, circuits and devices magazine, education, instrumentation, nanotechnology, VLSI, etc. Reviewer for several American Institute of Physics journals as well (Review of Scientific Instruments, Applied Physics letters, etc.) Board member of the IEEE press (reviewed dozens of books and book proposals). Reviewer for the National Institutes of Health. Technology editor and then Editor-in-Chief for the Solid-State Circuits Magazine.

Led the Department on ABET visits, curriculum and policy development, and new program development including the PhD in electrical and computer engineering. Provided significant

University and College service in infrastructure development, Dean searches, VP searches, and growth of academic programs. Provided university/industry interactions including starting the ECE department's advisory board. Held positions as the ECE department Masters graduate coordinator and coordinator for the Sophomore Outcomes Assessment Test (SOAT).

Also currently serves, or has served, on the IEEE Press Editorial Board (1999-2004), as a member of the first Academic Committee of the State Key Laboratory of Analog and Mixed-Signal VLSI at the University of Macau, as editor for the Wiley-IEEE Press Book Series on Microelectronic Systems (2010-2018), on the IEEE Solid-State Circuits Society (SSCS) Administrative Committee (2011-2016), as an Advisory Professor to the School of Electronic and Information Engineering at Beijing Jiaotong University, as a Distinguished Lecturer for the SSCS (2012-2015), as the Technical Program Chair for the IEEE 58th 2015 International Midwest Symposium on Circuits and Systems, MWSCAS 2015, as advisor for the student branch of the IEEE at UNLV (2013-present), and as the Technology Editor (2012-2014) and Editor-in-Chief (2015-2020) for the *IEEE Solid-State Circuits Magazine*.

ARMED FORCES

6 years United States Marine Corps reserves (Fox Company, 2nd Battalion, 23rd Marines, 4th Marine Division), Honorable Discharge, October 23, 1987. Military Occupational Specialty was Machine Gunner (MOS 0331)

TEXTBOOKS AUTHORED

Baker, R. J., "CMOS Circuit Design, Layout and Simulation, Fourth Edition" *John Wiley & Sons, Incorporated*, 1250 pages. ISBN 9781119481515 (2019) **Over 50,000 copies of the earlier editions of this book in print.** (Third Edition published in 2010, Revised Second Edition published in 2008, and Second Edition Published in 2005)

Baker, R. J., "CMOS Mixed-Signal Circuit Design," *Wiley-IEEE*, 329 pages. ISBN 978-0470290262 (second edition, 2009) and ISBN 9780471227540 (First Edition published in 2002)

Keeth, B., Baker, R. J., Johnson, B., and Lin, F., "DRAM Circuit Design: Fundamental and High-Speed Topics", *Wiley-IEEE*, 2008, 201 pages. ISBN: 9780470184752

Keeth, B. and Baker, R. J., "DRAM Circuit Design: A Tutorial", *Wiley-IEEE*, 2001, 201 pages. ISBN 0780360141

Baker, R. J., Li, H.W., and Boyce, D.E. "CMOS Circuit Design, Layout and Simulation," *Wiley-IEEE*, 1998, 904 pages. ISBN 9780780334168

BOOKS, OTHER (edited, chapters, etc.)

Saxena, V. and Baker, R. J., "Analog and Digital VLSI," chapter in the CRC Handbook on Industrial Electronics, edited by J. D. Irwin and B. D. Wilamowski, *CRC Press*, 2009 second edition.

Baker, R. J., "CMOS Analog Circuit Design," (A self-study course with study guide, videos, and tests.) IEEE Education Activity Department, 2000. ISBN 0-7803-4822-2 (with textbook) and ISBN 0-7803-4823-0 (without textbook)

Baker, R. J., "CMOS Digital Circuit Design," (A self-study course with study guide, videos, and tests.) *IEEE Education Activity Department*, 2000. ISBN 0-7803-4812-5 (with textbook) and ISBN 0-7803-4813-3 (without textbook)

Li, H.W., Baker, R. J., and Thelen, D., "CMOS Amplifier Design," chapter 19 in the CRC VLSI Handbook, edited by Wai-kai Chen, *CRC Press*, 1999 (ISBN 0-8493-8593-8) and the second edition in 2007 (ISBN 978-0-8493-4199-1)

INVITED TALKS AND SEMINARS

Have given over 50 invited talks and seminars at the following locations: AMD (Fort Collins), AMI semiconductor, Arizona State University, Beijing Jiaotong University, Boise State University, Carleton University, Carnegie Mellon, Columbia University, Dublin City University (Ireland), E.G.&G. Energy Measurements, Foveon, the Franklin Institute, Georgia Tech, Gonzaga University, Hong Kong University of Science and Technology, ICySSS keynote, IEEE Computing and Communication Workshop (CCWC), IEEE Electron Devices Conference (NVMETS), IEEE Workshop on Microelectronics and Electron Devices (WMED), Indian Institute of Science (Bangalore, India), Instituto de Informatica (Brazil), Instituto Tecnológico y de Estudios Superiores de Monterrey (ITESM, Mexico), Iowa State University, Lawrence Livermore National Laboratory, Lehigh University, Lockheed-Martin, Micron Technology, Nascentric, National Semiconductor, Princeton University, Rendition, Saintgits College (Kerala, India), Southern Methodist University, Sun Microsystems, Stanford University, ST Microelectronics (Delhi, India), Temple University, Texas A&M University, Tower Semiconductor (Israel), University of Alabama (Tuscaloosa), University of Arkansas, University of Buenos Aires (Argentina), University of Houston, University of Idaho, University of Illinois (Urbana-Champaign), Université Laval (Québec City, Québec), University of Macau, University of Maryland, Université de Montréal (École Polytechnique de Montréal), Xilinx (Ireland), University of Nevada (Las Vegas), University of Nevada (Reno), University of Toronto, University of Utah, Utah State University, and Yonsei University (Seoul, South Korea).

RECENT RESEARCH FUNDING

Recent funding listed below. In-kind, equipment, and other non-contract/grant funding [e.g., MOSIS support, money for travel for invited talks, etc.] not listed.

- Baker, R. Jacob, (2018-2020) "Geiger Mode SiGe Receiver for Long-Range Optical Communications," NASA, \$99,996
- Baker, R. Jacob, (2018-2019) "Tiled Silicon Photomultiplier Array Read-Out Integrated Circuit," NASA, \$29,999
- Baker, R. Jacob, (2017-2019) "Quantum Cryptography Detector Chip," Defense MicroElectronics Activity (DMEA), \$266,029
- Baker, R. Jacob, (2017-2019) "Advanced Printed Circuit Board Design Methods for Compact Optical Transceiver," U.S. Army/DOD, \$299,605
- Baker, R. Jacob, (2016-2018) "High-Sensitivity Monolithic Silicon APD and ROIC," U.S. Air Force/DOD, \$299,665
- Baker, R. Jacob, (2017-2018) "Transimpedance Amplifier Integrated Circuit Collaboration," Department of Energy, National Security Technologies, LLC, \$100,436
- Baker, R. Jacob, (2017) "Geiger Mode SiGe Receiver for Long-Range Optical Communications," NASA, \$30,000
- Baker, R. Jacob, (2016-2017) "Testing and development of BiCMOS photodetectors and diagnostic instrumentation," Department of Energy, National Security Technologies, LLC, \$181,605
- Baker, R. Jacob, (2016-2017) "Dual-Mode, Extended Near Infrared, Focal Plane Arrays fabricated with a Commercial SiGe BiCMOS Process," DARPA, \$41,892
- Baker, R. Jacob, (2015-2016) "Photodetectors and high-speed electronics using Silicon Germanium (SiGe) Bipolar/CMOS (BiCMOS) integrated circuits," Department of Energy, National Security Technologies, LLC, \$100,000
- Baker, R. Jacob, (2015-2016) "Advanced Printed Circuit Board Design Methods for Compact Optical Transceiver," U.S. Army/DOD, \$45,000
- Baker, R. Jacob, (2015) "Quantum Cryptography Detector Chip," Defense MicroElectronics Activity (DMEA), \$45,000
- Baker, R. Jacob, (2014-2015) "NSTec ASIC Integrated Circuit Collaboration," Department of Energy, National Security Technologies, LLC, \$90,000

- Baker, R. Jacob, (2014-2015) "Silicon Photonic-Electronic System Level Integration," U.S. Air Force/DOD, \$54,607
- Baker, R. Jacob, (2013-2014) "NSTec ASIC Integrated Circuit Collaboration," Department of Energy, National Security Technologies, LLC, \$162,074

DOCTORAL STUDENT SUPERVISION

7. Yiyang Li – Portable High Throughput Digital Microfluidics and On-Chip Bacteria Cultures (2016)
6. Yacouba Moumouni – Designing, Building, and Testing a Solar Thermoelectric Generation, STEG, for Energy Delivery to Remote Residential Areas in Developing Regions (2015)
5. Qawi IbnZayd Harvard – Low-Power, High-Bandwidth, and Ultra-Small Memory Module Design (2011)
4. Vishal Saxena – K-Delta-1-Sigma Modulators for Wideband Analog-to-Digital Conversion (2010)
3. Robert Russell Hay – Digitally-Tunable Surface Acoustic Wave Resonator (2009)
2. Xiangli Li (the first Boise State University College of Engineering PhD graduate) – MOSFET Modulated Dual Conversion Gain CMOS Image Sensors (2008)
1. Feng Lin, Research and Design of Low Jitter, Wide Locking-Range Phase-Locked and Delay-Locked Loops (2000)

MASTERS STUDENT SUPERVISION

79. Jonathan DeBoy (2018)
78. Dane Gentry – Design, Layout, and Testing of SiGe APDs Fabricated in a BiCMOS Process (2018)
77. James Mellot – Variable Transition Time Inverters in a Digital Delay Line with Analog Storage for Processing Fast Signals and Pulses (2018)
76. Eric Monahan – High Speed Fast Transient Digitizer Design and Simulation (2018)
75. Shada Sharif – Design and Analysis of First and Second Order K-Delta-1-Sigma Modulators in Multiple Fabrication Processes (2018)
74. Vikas Vinayaka – Analysis and Design of Analog Front-End Circuitry for Avalanche Photodiodes (APD) and Silicon Photo-Multipliers (SiPM) in Time-of-Flight Applications (2018)
73. Claire Tsagkari – Design, Fabrication and Testing of a Capacitive Sensor Using Delta-Sigma Modulation (2017)
72. Kevin Buck – Fast Transient Digitizer and PCB Interface (2015)
71. Marzieh Sharbat Maleki (2015)
70. Angsuman Roy – Design, Fabrication and Testing of Monolithic Low-Power Passive Sigma-Delta Analog-to-Digital Converters (2015)
69. Daniel Anderson – Design and Implementation of an Instruction Set Architecture and Instruction Execution Unit for the RZ9 Coprocessor System (2014)
68. Jared Gordon – Design and Fabrication of an Infrared Optical Pyrometer ASIC (2013)
67. Justin Butterfield (2012)
66. Adam Johnson – Methods and Considerations for Testing Resistive Memories (2012)
65. Ben Millemon – CMOS Characterization, Modeling, and Circuit Design in the Presence of Random Local Variation (2012)
64. Justin Wood (2012)
63. Chamunda Ndinawe Chamunda (2011)
62. Gary VanAckern – Design Guide for CMOS Process On-Chip 3D Inductors using Thru-Wafer Vias (2011)
61. Lucien Jan Bissey – High-Voltage Programmable Delta-Sigma Modulation Voltage-Control Circuit (2010)
60. Kaijun Li (2010)
59. Yingting Li (co-supervised with Maria Mitkova) (2010)
58. Lael Matthews (co-supervised with Said Ahmed-Zaid) (2010)

57. Priyanka Mukeshbhai Parikh (2010)
56. Todd Plum (co-supervised with Jeff Jessing) – Design and Fabrication of a Chemicapacitive Sensor for the Detection of Volatile Organic Compounds (2010)
55. Rahul Srikonda (2010)
54. Avani Falgun Trivedi (2010)
53. Kuang Ming Yap – Gain and Offset Error Correction for CMOS Image Sensors using Delta-Sigma Modulation (2010)
52. Mahesh Balasubramanian – Phase Change Memory - Array Development and Sensing Circuits using Delta-Sigma Modulation (2009)
51. Lincoln Bollschweiler (2009)
50. Shantanu Gupta (2009)
49. Qawi Harvard – Wide I/O DRAM Architecture Utilizing Proximity Communication (2009)
48. Avinash Rajagiri (2009)
47. Ramya Ramarapu (2009)
46. Harikrishna Rapole (2009)
45. Aruna Vadla (2009)
44. Hemanth Ande (2008)
43. Curtis Cahoon – Low-Voltage CMOS Temperature Sensor Design using Schottky Diode-Based References (2008)
42. Prashanth Busa (2008)
41. John McCoy III (2008)
40. Dennis Montierth – Using Delta-Sigma-Modulation for Sensing in a CMOS Imager (2008)
39. Rudi Rashwand (2008)
38. Barsha Shrestha (co-supervised with Zhu Han) – Wireless Access in Vehicular Environments using Bit Torrent and Bargaining (2008)
37. Eric Becker – Design of an Integrated Half-Cycle Delay Line Duty Cycle Corrector Delay Locked Loop (2007)
36. Matthew Leslie – Noise-Shaping Sense Amplifier for Cross-Point Arrays (2007)
35. Jose Monje (2007)
34. Sanghyun Park (2007)
33. Vishal Saxena – Indirect Feedback Compensation Techniques for Multi-Stage Operational Amplifiers (2007)
32. Meshack Appikarla (2006)
31. Eric Booth – Wide Range, Low Jitter Delay-Locked Loop Using a Graduated Digital Delay Line and Phase Interpolator (2006)
30. Sucheta Das (2006)
29. Krishna Duvvada – High Speed Digital CMOS Input Buffer Design (2006)
28. Krishnamraju Kurra (2006)
27. Soumya Narasimhan (2006)
26. Roger Porter (2006)
25. David Butler – Low-Voltage Bandgap Reference Design Utilizing Schottky Diodes (2005)
24. Dragos Dimitriu (2005)
23. Surendranath Eruvuru – Sensing Circuit Design for an Ion Mobility Spectrometer (2005)
22. Sandhya Sandireddy (2005)
21. Harish Singidi (2005)
20. Indira Vemula – Delta-Sigma Modulator Used in CMOS Imagers (2005)
19. Bhavana Kollimarla – A 1-Bit Analog-to-Digital Converter Using Delta Sigma Modulation for Sensing in CMOS Imagers (2004)
18. Sandeep Pemmaraju – High Voltage Charge Pump Circuit for an Ion Mobility Spectrometer (2004)

17. Ravindra Puthumbaka – Circuit Design for an Ion Mobility Spectrometer (2004)
16. Brandon Roth – Comparison of Asynchronous vs. Synchronous Design Technologies using a 16-bit Binary Adder (2004)
15. Jennifer Taylor – Reading and Writing Flash Memory Using Delta-Sigma Modulation (2004)
14. Jing Plaisted – Methods for Memory Testing (2003)
13. Murugesh Subramaniam – Flash Memory Sensing Using Averaging (2003)
12. Brian Johnson – Application of an Asynchronous FIFO in a DRAM Data Path (2002)
11. Scott Ward – Electrostatic Discharge (ESD) Protection in CMOS (2002)
10. Tyler Gomm – Design of a Delay-Locked Loop with a DAC-Controlled Analog Delay Line (2001)
9. Gexin Huang (2001)
8. Chris Atkins (2000)
7. Thaddeus Black (2000)
6. Zuxu Qin (2000)
5. Hao Chen (1999)
4. Doug Hackler (co-supervised with Steve Parke) – TMOS: A Novel Design for MOSFET Technology (1999)
3. Song Liu – Design of a CMOS 6-bit Folding and Interpolating Analog-to-Digital Converter (1999)
2. Ben Ba (1997)
1. Brent Keeth – A Novel Architecture for Advanced High Density Dynamic Random Access Memories (1996)

GRANTED US PATENTS

149. Baker, R. J., "Quantizing circuits having improved sensing," **10,127,954**, November 13, 2018.
148. Baker, R. J. and Parkinson, W., "NMOS regulated voltage reference," **9,753,481**, September 5, 2017.
147. Baker, R. J., "Digital Filters with Memory," **9,734,894**, August 15, 2017.
146. Baker, R. J. and Keeth, B., "Optical interconnect in high-speed memory systems," **9,697,883**, July 7, 2017
145. Baker, R. J., "Comparators for delta-sigma modulators," **9,641,193**, May 2, 2017.
144. Baker, R. J., "Quantizing circuits having improved sensing," **9,449,664**, September 20, 2016.
143. Baker, R. J., "Error detection for multi-bit memory," **9,336,084**, May 10, 2016.
142. Baker, R. J. and Keeth, B., "Optical interconnect in high-speed memory systems," **9,299,423**, March 29, 2016.
141. Baker, R. J., "Methods for sensing memory elements in semiconductor devices," **9,299,405**, March 29, 2016.
140. Baker, R. J., "Comparators for delta-sigma modulators," **9,135,962**, September 15, 2015.
139. Baker, R. J., "Resistive memory element sensing using averaging," **9,081,042**, July 14, 2015.
138. Baker, R. J., "Digital Filters with Memory," **9,070,469**, June 30, 2015.
137. Baker, R. J., "Reference current sources," **8,879,327**, November 4, 2014.
136. Baker, R. J. and Beigel, K. D., "Multi-resistive integrated circuit memory," **8,878,274**, November 4, 2014.
135. Baker, R. J., "Methods for sensing memory elements in semiconductor devices," **8,854,899**, October 7, 2014.
134. Baker, R. J., "Quantizing circuits with variable parameters," **8,830,105**, September 9, 2014.
133. Baker, R. J., "Integrators for delta-sigma modulators," **8,754,795**, June 17, 2014.
132. Baker, R. J., "Methods of quantizing signals using variable reference signals," **8,717,220**, May 6, 2014.
131. Baker, R. J. and Keeth, B., "Optical interconnect in high-speed memory systems," **8,712,249**, April 29, 2014.

130. Baker, R. J., "Resistive memory element sensing using averaging," **8,711,605**, April 29, 2014.
129. Baker, R. J., "Memory with correlated resistance," **8,681,557**, March 25, 2014.
128. Baker, R. J., "Reference current sources," **8,675,413**, March 18, 2014.
127. Baker, R. J., "Methods for sensing memory elements in semiconductor devices," **8,582,375**, November 12, 2013.
126. Linder, L. F., Renner, D., MacDougall, M., Geske, J., and Baker, R. J., "Dual well read-out integrated circuit (ROIC)," **8,581,168**, November 12, 2013.
125. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **8,516,292**, August 20, 2013.
124. Baker, R. Jacob, "Resistive memory element sensing using averaging," **8,441,834**, May 14, 2013.
123. Qawi, Q. I., Drost, R. J., and Baker, R. Jacob, "Increased DRAM-array throughput using inactive bitlines," **8,395,947**, March 12, 2013.
122. Baker, R. Jacob, "Memory with correlated resistance," **8,289,772**, October 16, 2012.
121. Lin, F. and Baker, R. Jacob, "Phase splitter using digital delay locked loops," **8,218,708**, July 10, 2012.
120. Baker, R. Jacob, "Subtraction circuits and digital-to-analog converters for semiconductor devices," **8,194,477**, June 5, 2012.
119. Baker, R. J., "Digital Filters for Semiconductor Devices," **8,149,646**, April 3, 2012.
118. Baker, R. J., "Error detection for multi-bit memory," **8,117,520**, February 14, 2012.
117. Baker, R. J., "Integrators for delta-sigma modulators," **8,102,295**, January 24, 2012.
116. Baker, R. J., "Devices including analog-to-digital converters for internal data storage locations," **8,098,180**, January 17, 2012.
115. Baker, R. J. and Beigel, K. D., "Multi-resistive integrated circuit memory," **8,093,643**, January 10, 2012.
114. Baker, R. J., "Quantizing circuits with variable parameters," **8,089,387**, January 3, 2012.
113. Baker, R. J., "Reference current sources," **8,068,367**, November 29, 2011.
112. Baker, R. J., "Methods of quantizing signals using variable reference signals," **8,068,046**, November 29, 2011.
111. Baker, R. J., "Systems and devices including memory with built-in self-test and methods of making using the same," **8,042,012**, October 18, 2011.
110. Baker, R. J., "Memory with correlated resistance," **7,969,783**, June 28, 2011.
109. Baker, R. J. and Keeth, B., "Optical interconnect in high-speed memory systems," **7,941,056**, May 10, 2011.
108. Baker, R. J., "K-delta-1-sigma modulator," **7,916,054**, March 29, 2011.
107. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **7,877,623**, January 25, 2011.
106. Lin, F. and Baker, R. J., "Phase splitter using digital delay locked loops," **7,873,131**, January 18, 2011.
105. Hush, G. and Baker, R. J., "Complementary bit PCRAM sense amplifier and method of operation," **7,869,249**, January 11, 2011.
104. Baker, R. J., "Subtraction circuits and digital-to-analog converters for semiconductor devices," **7,839,703**, November 23, 2010.
103. Baker, R. J., "Digital Filters with Memory" **7,830,729**, November 9, 2010.
102. Baker, R. J., "Systems and devices including memory with built-in self test and methods of making using the same," **7,818,638**, October 19, 2010.
101. Baker, R. J., "Integrators for delta-sigma modulators," **7,817,073**, October 19, 2010.
100. Baker, R. J., "Digital filters for semiconductor devices," **7,768,868**, August 3, 2010.
99. Baker, R. J., "Quantizing circuits with variable reference signals," **7,733,262**, June 8, 2010.
98. Baker, R. J., "Quantizing circuits for semiconductor devices," **7,667,632**, February 23, 2010.

97. Baker, R. J., and Beigel, K. D., "Multi-resistive integrated circuit memory," **7,642,591**, January 5, 2010.
96. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **7,616,474**, November 10, 2009.
95. Baker, R. J., "Resistive memory element sensing using averaging," **7,577,044**, Aug. 18, 2009.
94. Baker, R. J., "Quantizing circuits with variable parameters," **7,538,702**, May 26, 2009.
93. Baker, R. J., "Method and system for reducing mismatch between reference and intensity paths in analog to digital converters in CMOS active pixel sensors," **7,528,877**, May 5, 2009.
92. Baker, R. J., "Method and system for reducing mismatch between reference and intensity paths in analog to digital converters in CMOS active pixel sensors," **7,515,188**, April 7, 2009.
91. Taylor, J. and Baker, R. J., "Method and apparatus for sensing flash memory using delta-sigma modulation," **7,495,964**, February 24, 2009.
90. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **7,489,575**, February 10, 2009.
89. Baker, R. J., "Per column one-bit ADC for image sensors," **7,456,885**, November 25, 2008.
88. Staples, T. and Baker, R. J., "Input buffer design using common-mode feedback," **7,449,953**, November 11, 2008.
87. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **7,421,607**, September 2, 2008.
86. Baker, R. J., "Methods for resistive memory element sensing using averaging," **7,372,717**, May 13, 2008.
85. Taylor, J. and Baker, R. J., "Method and apparatus for sensing flash memory using delta-sigma modulation," **7,366,021**, April 29, 2008.
84. Hush, G. and Baker, R. J., "Method of operating a complementary bit resistance memory sensor and method of operation," **7,366,003**, April 29, 2008.
83. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **7,330,390**, February 12, 2008.
82. Baker, R. J., "Input and output buffers having symmetrical operating characteristics and immunity from voltage variations," **7,319,620**, January 15, 2008.
81. Staples, T. and Baker, R. J., "Method and apparatus providing input buffer design using common-mode feedback," **7,310,018**, December 18, 2007.
80. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **7,286,428**, October 23, 2007.
79. Baker, R. J., and Cowles, T. B., "Method and apparatus for reducing duty cycle distortion of an output signal," **7,271,635**, September 18, 2007.
78. Baker, R. J., and Cowles, T. B., "Method and apparatus for reducing duty cycle distortion of an output signal," **7,268,603**, September 11, 2007.
77. Hush, G., Baker, R. J., and Moore, J., "Skewed sense AMP for variable resistance memory sensing," **7,251,177**, July 31, 2007.
76. Hush, G. and Baker, R. J., "Method of operating a complementary bit resistance memory sensor," **7,242,603**, July 10, 2007.
75. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **7,237,136**, June 26, 2007.
74. Moore, J. and Baker, R. J., "Rewrite prevention in a variable resistance memory," **7,224,632**, May 29, 2007.
73. Baker, R. J., "Integrated charge sensing scheme for resistive memories," **7,151,698**, December 19, 2006.
72. Baker, R. J., "Adjusting the frequency of an oscillator for use in a resistive sense amp," **7,151,689**, December 19, 2006.

71. Baker, R. J., "Resistive memory element sensing using averaging," **7,133,307**, Nov. 7, 2006.
70. Lin, F. and Baker, R. J., "Phase detector for all-digital phase locked and delay locked loops," **7,123,525**, October 17, 2006.
69. Baker, R. J., and Beigel, K. D., "Integrated circuit memory with offset capacitor," **7,109,545**, September 19, 2006.
68. Baker, R. J., "Input and output buffers having symmetrical operating characteristics and immunity from voltage variations," **7,102,932**, September 5, 2006.
67. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **7,095,667**, August 22, 2006.
66. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **7,082,045**, July 25, 2006.
65. Baker, R. J., "System and method for sensing data stored in a resistive memory element using one bit of a digital count," **7,009,901**, March 7, 2006.
64. Hush, G. and Baker, R. J., "Complementary bit resistance memory sensor and method of operation," **7,002,833**, February 21, 2006.
63. Lin, F. and Baker, R. J., "Phase detector for all-digital phase locked and delay locked loops," **6,987,701**, January 17, 2006.
62. Baker, R. J., "Adjusting the frequency of an oscillator for use in a resistive sense amp," **6,985,375**, January 10, 2006.
61. Baker, R. J., "Method for reducing power consumption when sensing a resistive memory," **6,954,392**, October 11, 2005.
60. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,954,391**, October 11, 2005.
59. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,954,390**, October 11, 2005.
58. Lin, F. and Baker, R. J., "Phase splitter using digital delay locked loops," **6,950,487**, September 27, 2005.
57. Baker, R. J., "Method and apparatus for measuring current as in sensing a memory cell," **6,930,942**, August 16, 2005.
56. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **6,917,534**, July 12, 2005.
55. Baker, R. J., "Dual loop sensing scheme for resistive memory elements," **6,914,838**, July 5, 2005.
54. Baker, R. J., "High speed low power input buffer," **6,914,454**, July 5, 2005.
53. Baker, R. J., and Beigel, K. D., "Method for stabilizing or offsetting voltage in an integrated circuit," **6,913,966**, July 5, 2005.
52. Moore, J. and Baker, R. J., "PCRAM rewrite prevention," **6,909,656**, June 21, 2005.
51. Baker, R. J., "Integrated charge sensing scheme for resistive memories," **6,901,020**, May 31, 2005.
50. Hush, G., Baker, R. J., and Moore, J., "Skewed sense AMP for variable resistance memory sensing," **6,888,771**, May 3, 2005.
49. Baker, R. J., "Method for reducing power consumption when sensing a resistive memory," **6,885,580**, April 26, 2005.
48. Moore, J. and Baker, R. J., "PCRAM rewrite prevention," **6,882,578**, April 19, 2005.
47. Baker, R. J., "Integrated charge sensing scheme for resistive memories," **6,870,784**, March 22, 2005.
46. Baker, R. J., "Sensing method and apparatus for a resistive memory device," **6,859,383**, February 22, 2005.
45. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,856,564**, February 15, 2005.

44. Baker, R. J., "Offset compensated sensing for a magnetic random access memory," **6,856,532**, February 15, 2005.
43. Baker, R. J., "Dual loop sensing scheme for resistive memory elements," **6,829,188**, Dec. 7, 2004.
42. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,826,102**, Nov. 30, 2004.
41. Baker, R. J., "Resistive memory element sensing using averaging," **6,822,892**, Nov. 23, 2004.
40. Baker, R. J., "System and method for sensing data stored in a resistive memory element using one bit of a digital count," **6,813,208**, Nov. 2, 2004.
39. Baker, R. J., "Wordline driven method for sensing data in a resistive memory array," **6,809,981**, Oct. 26, 2004.
38. Baker, R. J., "Noise resistant small signal sensing circuit for a memory device," **6,798,705**, Sept. 28, 2004.
37. Baker, R. J., "Methods and apparatus for measuring current as in sensing a memory cell," **6,795,359**, Sept. 21, 2004.
36. Hush, G. and Baker, R. J., "Complementary bit PCRAM sense amplifier and method of operation," **6,791,859**, Sept. 14, 2004.
35. Baker, R. J., "Method and apparatus for sensing resistance values of memory cells," **6,785,156**, August 31, 2004.
34. Lin, F. and Baker, R. J., "Phase detector for all-digital phase locked and delay locked loops," **6,779,126**, August 17, 2004.
33. Baker, R. J., and Lin, F. "Digital dual-loop DLL design using coarse and fine loops," **6,774,690**, August 10, 2004.
32. Hush, G., Baker, R. J., and Voshell, T., "Producing walking one pattern in shift register," **6,771,249**, August 3, 2004.
31. Baker, R. J., "Sensing method and apparatus for resistance memory device," **6,741,490**, May 25, 2004.
30. Li, W., Schoenfeld, A., and Baker, R. J., "Method and apparatus for providing symmetrical output data for a double data rate DRAM," **6,704,881**, March 9, 2004.
29. Baker, R. J., "Method and system for writing data in an MRAM memory device," **6,687,179**, February 3, 2004.
28. Baker, R. J., "High speed digital signal buffer and method," **6,683,475**, January 27, 2004.
27. Baker, R. J., "High speed low power input buffer," **6,600,343**, July 29, 2003.
26. Baker, R. J., "Offset compensated sensing for magnetic random access memory," **6,597,600**, July 22, 2003.
25. Baker, R. J., "Sensing method and apparatus for resistive memory device," **6,577,525**, June 10, 2003.
24. Baker, R. J., "Method and apparatus for sensing resistance values of memory cells," **6,567,297**, May 20, 2003.
23. Baker, R. J., "High-speed digital signal buffer and method," **6,538,473**, March 25, 2003.
22. Baker, R. J. and Beigel, K. D., "Electronic device with interleaved portions for use in integrated circuits," **6,509,245**, January 21, 2003.
21. Baker, R. J., "Resistive memory element sensing using averaging," **6,504,750**, January 7, 2003.
20. Baker, R. J., "High-speed digital signal buffer and method," **6,483,347**, November 19, 2002.
19. Baker, R. J., and Lin, F., "Digital dual-loop DLL design using coarse and fine loops," **6,445,231**, September 3, 2002.
18. Baker, R. J., "Method and apparatus for receiving synchronous data," **6,424,684**, July 23, 2002.
17. Baker, R. J. and Beigel, K. D., "Comb-shaped capacitor for use in integrated circuits," **6,410,955**, June 25, 2002.
16. Baker, R. J., "High-speed, low-power input buffer," **6,407,588**, June 18, 2002.

15. Miller, J., Schoenfeld, A., Ma, M., and Baker, R. J., "Method and apparatus for improving the performance of digital delay locked loop circuits," **6,316,976**, Nov. 13, 2001.
14. Keeth, B. and Baker, R. J., "Low skew differential receiver with disable feature," **6,256,234**, July 3, 2001.
13. Keeth, B. and Baker, R. J., "Low skew differential receiver with disable feature," **6,104,209**, August 15, 2000.
12. Miller, J., Schoenfeld, A., Ma, M., and Baker, R. J., "Method and apparatus for improving the performance of digital delay locked loop circuits," **6,069,506**, May 30, 2000.
11. Keeth, B. and Baker, R. J., "Low skew differential receiver with disable feature," **6,026,051**, February 15, 2000.
10. Baker, R. J., and Manning, T. A., "Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same," **6,026,050**, February 15, 2000.
9. Baker, R. J., and Manning, T. A., "Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same," **5,953,284**, September 14, 1999.
8. Baker, R. J., "Fully-differential amplifier," **5,953,276**, September 14, 1999.
7. Hush, G., Baker, R. J., and Voshell, T., "Timing Control for a Matrixed Scanned Array," **5,909,201**, June 1, 1999.
6. Hush, G. and Baker, R. J., "Field emission display having pulsed capacitance current control," **5,894,293**, April 13, 1999.
5. Baker, R. J., "Adaptively biased voltage regulator and operating method," **5,874,830**, February 23, 1999.
4. Hush, G. Baker, R. J., and Voshell, T., "Serial to Parallel Conversion with a Phase-Locked Loop," **5,818,365**, October 1, 1998.
3. Hush, G., Baker, R. J., and Voshell, T., "Timing Control for a Matrixed Scanned Array," **5,638,085**, June 10, 1997.
2. Wilson, A. J., Baker, R. J., and Schoenfeld, A., "Waveshaping circuit generating two rising slopes for a sense amplifier pulldown device," **5,614,856**, March 25, 1997.
1. Hush, G., Baker, R. J., and Voshell, T., "Serial to Parallel Conversion with a PLL," **5,598,156**, January 28, 1997.

INVITED TALKS (PARTIAL LISTING)

- Harvard, Q. I. and Baker, R. J., "Low-Power, High-Bandwidth, and Ultra-Small Memory Module Design," a presentation covering semiconductor packaging, DRAM architectures, and I/O circuits. The goal of this work is to investigate replacing the currently used dual in-line memory modules (DIMMs) with a smaller and a lower power memory module, a "Nano-Module."
- Baker, R. J., and Campbell, K. A., "Reconfigurable Analog Electronics using the Memristor."
- Baker, R. J., and Saxena, V., "A K-Delta 1-Sigma Modulator for Wideband Analog-to-Digital Conversion."
- Li, K., Saxena, V., and Baker, R. J., "The Baker ADC: An Overview,"
- Saxena, V., and Baker, R. J., "High-Speed Op-Amp Design: Compensation and Topologies for Two and Three Stage Designs,"
- Baker, R. J., "Circuit Design for MLC Flash: Towards a Semiconductor Replacement for the Hard Disk Drive."
- Baker, R. J., Terman Award Acceptance Speech, given at the Frontiers in Education Conference (FIE 2007), Milwaukee, WI, October 11, 2007.
- Baker, R. J., "The One-Transistor, One-Capacitor (1T1C) Dynamic Random Access Memory (DRAM), and its Impact on Society," presented at the Franklin Institute, in the symposium honoring Dr.

Robert H. Dennard and his receipt of the 2007 Benjamin Franklin Medal in Electrical Engineering, April 25, 2007.

- Baker, R. J. and Saxena, V., "Design of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes."
- Baker, R. J., "Sensing Circuits for Resistive Memory."
- Hadrick, M. and Baker, R. J., "Sensing in CMOS Imagers using Delta-Sigma Modulation."
- Baker, R. J., "Design of High-Speed CMOS Op-Amps for Signal Processing," IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED), April, 2005
- Baker, R. J., "Delta-Sigma Modulation for Sensing," IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED), April, 2004
- Rivera, B. and Baker, R. J., "Design and Layout of Schottky Diodes in a Standard CMOS Process," MURI Review, November, 2001.

REFEREED JOURNAL PAPERS

24. Wu, W., Baker, R. J., Bikkina, P., Long, Y., Levy, A., and Mikkola, E., "Design and Analysis of a Feedback Time Difference Amplifier with Linear and Programmable Gain," *Analog Integrated Circuits and Signal Processing*, Springer, 16 October, 2017.
23. Moumouni, Y. and Baker, R. J., "Modeling, Simulation, and Implementation of a Solar Thermoelectric Energy Harvesting System," *Journal of Energy and Power Engineering*, vol. 10, pp. 296-312, 2016.
22. Li, Y., Baker, R. J., and Raad, D., "Improving the Performance of Electrowetting on Dielectric Microfluidics Using Piezoelectric Top Plate Control," *Sensors and Actuators B: Chemical*, vol. 229, pp. 63-74, 2016.
21. Li, Y., Li, H., and Baker, R. J., "A Low-Cost and High-Resolution Droplet Position Detector for an Intelligent Electrowetting on Dielectric Device," *Journal of Laboratory Automation*, Vol. 20, No. 6, pp. 663-669, 2015.
20. Moumouni, Y., Ahmad, S., and Baker, R. J., "A System Dynamics Model for Energy Planning in Niger," *International Journal of Power and Energy Engineering*, Vol. 3, No. 6, pp. 308-322, 2014.
19. Estrada, D., Ogas, M. L., Southwick III, R. G., Price, P. M., Baker, R. J., and Knowlton, W. B., *Impact of Single pMOSFET Dielectric Degradation on NAND Circuit Performance*, Microelectronics Reliability, Vol. 48, No. 3, pp 354-363, 2008.
18. Leslie, M. B., and Baker, R. J., "Noise-Shaping Sense Amplifier for MRAM Cross-Point Arrays," *IEEE Journal of Solid-State Circuits*, Vol. 41, No. 3, pp. 699-704, 2006.
17. Hess, H. L., and Baker, R. J., "Transformerless Capacitive Coupling of Gate Signals for Series Operation of Power MOS Devices," *IEEE Transactions on Power Electronics*, Vol. 15, No. 5, pp. 923-930, 2000.
16. Lin, F., Miller, J., Schoenfeld, A., Ma, M., and Baker, R. J., "A Register-Controlled Symmetrical DLL for Double-Data-Rate DRAM," *IEEE Journal of Solid-State Circuits*, Vol. 34, No. 4, pp. 565-568, 1999.
15. Bruce, J. D., Li, H. W., Dallabetta, M. J., and Baker, R. J., "Analog layout using ALAS!" *IEEE Journal of Solid-State Circuits*, Vol. 31, No. 2, pp. 271-274, 1996.
14. Li, H. W., Dallabetta, M. J., and Baker, R. J., "An interactive impulse response extraction system," *Review of Scientific Instruments* 66(10), 5092-5095, 1995.
13. Ward, S. T., Baker, R. J., and Li, H. W., "A microchannel plate image intensifier gating circuit capable of pulse widths from 30 ns to 10 us," *Measurement Science and Technology*, Vol. 6, No. 11, pp. 1631-1633, 1995.
12. Keeth, B., Baker, R. J., and Li, H. W., "CMOS transconductor VCO with adjustable operating and center frequencies," *Electronics Letters*, 31(17), 1397-98, 1995.

11. Baker, R. J., "Time domain operation of the TRAPATT diode for picosecond-kilovolt pulse generation," *Review of Scientific Instruments*, 65(10), 3286-88, 1994.
10. Baker, R. J. and Ward, S. T., "Designing nanosecond high voltage pulse generators using power MOSFETs," *Electronics Letters*, 30(20), 1634-35, 1994.
9. Baker, R. J. and Johnson, B. P., "Sweep circuit design for a picosecond streak camera," *Measurement Science and Technology*, 5(4), 1994.
8. Baker R. J., Hodder, D. J., Johnson, B. P., Subedi, P. C., and Williams, D. C., "Generation of kilovolt-subnanosecond pulses using a nonlinear transmission line" *Measurement Science and Technology*, 4(8), 893-95, 1993.
7. Baker R. J., and Johnson, B. P., "Series operation of power MOSFETs for high speed, high voltage switching applications," *Review of Scientific Instruments* 65(6), 1993.
6. Baker R. J., and Johnson, B. P., "Applying the Marx bank circuit configuration to power MOSFETs," *Electronics Letters* 29(1), 56-57, 1993.
5. Baker R. J., and Johnson, B. P., "Stacking power MOSFETs for use in high speed instrumentation," *Review of Scientific Instruments*, 63(12), 5799-5801, 1992.
4. Baker R. J., and Johnson, B. P., "A 500 Volt nanosecond pulse generator using cascode connected power MOSFETs," *Measurement Science and Technology*, 3(8), 775-77, 1992.
3. Baker R. J., Perryman, G. T., and Watts, P. W., "A fiber-optically triggered avalanche transistor," *IEEE Transactions on Instrumentation and Measurement*, 40(3), 649-52, 1991.
2. Baker R. J., "High voltage pulse generation using current mode second breakdown in a bipolar junction transistor," *Review of Scientific Instruments*, 62(4), 1031-1036, 1991.
1. Baker R. J., and Pocha, M. D. "Nanosecond switching using power MOSFETs," *Review of Scientific Instruments* 61(8), 2211-2213, 1990.

REFERRED CONFERENCE PAPERS AND MAGAZINE ARTICLES

76. Buck, K. and Baker, R. J., "Fast Transient Digitizer Chip for Capturing Single-Shot Events," *Proceedings of 12th IEEE Dallas Circuits and Systems Conference*, October 9-10, 2016.
75. Wu, W., Baker, R. J., Kumar, P., Garcia, F., and Mikkola, E., "A Linear High Gain Time Difference Amplifier Using Feedback Gain Control," *Proceedings of 12th IEEE Dallas Circuits and Systems Conference*, October 9-10, 2016.
74. Moumouni, Y. and Baker, R. J., "Analysis of a Residential 5kW Grid-tied Photovoltaic System," *Proceedings of the 2016 Clemson University Power Systems Conference*, March 8-11, 2016.
73. Moumouni, Y. and Baker, R. J., "LTspice Model of a Solar Thermoelectric Generation System," *Proceedings of the 2016 Clemson University Power Systems Conference*, March 8-11, 2016.
72. Li, Y. and Baker, R. J., "Computer Vision Assisted Measurement of the Displacements of a Bimorph Piezoelectric Cantilever Beam," *Proceedings of the IEEE Biomedical Circuits and Systems (BioCAS 2015) Conference*, October 22-24, 2015.
71. Li, Y. and Baker, R. J., "A Highly Efficient and Reliable Electrowetting on Dielectric Device for Point-of-Care Diagnostics," *Proceedings of 11th IEEE Dallas Circuits and Systems Conference*, October 12-13, 2015.
70. Roy, A. and Baker, R. J., "A Low-Power Switched-Capacitor Passive Sigma-Delta Modulator," *Proceedings of 11th IEEE Dallas Circuits and Systems Conference*, October 12-13, 2015.
69. Li, Y. and Baker, R. J., "Precise EWOD Top Plate Positioning Using Inverse Preisach Model Based Hysteresis Compensation," *Proceedings of 11th IEEE Dallas Circuits and Systems Conference*, October 12-13, 2015.
68. Moumouni, Y. and Baker, R. J., "Buffer Sizing of Concentrated Photovoltaic Batteries: An Economic Analysis," *IEEE 58th International Midwest Symposium on Circuits and Systems*, pp. 704-707, August 2-5, 2015.

67. Moumouni, Y. and Baker, R. J., "Application of Used Electric Vehicle Batteries to Buffer Photovoltaic Output Transients," *IEEE 58th International Midwest Symposium on Circuits and Systems*, pp. 700-703, August 2-5, 2015.
66. Roy, A., Meza, M., Yurgelon, J., and Baker, R. J., "An FPGA Based Passive K-Delta-1-Sigma Modulator," *IEEE 58th Midwest Symposium on Circuits and Systems*, pp. 121-124, August 2-5, 2015.
65. Moumouni, Y. and Baker, R. J., "Concise Thermal to Electrical Parameters Extraction of Thermoelectric Generator for Spice Modeling," *IEEE 58th International Midwest Symposium on Circuits and Systems*, pp. 596-599, August 2-5, 2015.
64. Moumouni, Y. and Baker, R. J., "Improved SPICE Modeling and Analysis of a Thermoelectric Module," *IEEE 58th International Midwest Symposium on Circuits and Systems*, pp. 600-603, August 2-5, 2015.
63. Li, Y., Li, H., and Baker, R. J., "Volume and Concentration Identification by Using an Electrowetting on Dielectric Device," *Proceedings of 10th IEEE Dallas Circuits and Systems Conference*, October 12-13, 2014.
62. Li, Y., Chen, R., and Baker, R. J., "A Fast Fabricating Electro-wetting Platform to Implement Large Droplet Manipulation," *Proceedings of the IEEE 57th International Midwest Symposium on Circuits and Systems*, pp. 326-329, August 3-6, 2014.
61. Roy, A. and Baker, R. J., "A Passive 2nd-Order Sigma-Delta Modulator for Low-Power Analog-to-Digital Conversion," *Proceedings of the IEEE 57th International Midwest Symposium on Circuits and Systems*, pp. 595-598, August 3-6, 2014.
60. Baker, R. J., "Massive Open Online Courses for Educating Circuit Designers: What Works and What Doesn't," *IEEE Solid-State Circuits Magazine*, Vol. 6, No. 2, pp. 63-65, 2014.
59. Montierth, D., Strand, T., Leatham, J., Linder, L., and Baker, R. J., "Performance and Characteristics of Silicon Avalanche Photodetectors in the C5 Process," *IEEE 55th International Midwest Symposium on Circuits and Systems*, August 5-8, 2012.
58. VanAckern, G., Baker, R. J., Moll, A. J., and Saxena, V. "On-Chip 3D Inductors using Thru-Wafer Vias," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, April 20, 2012.
57. Yap, K. and Baker, R. J., "Two Techniques to Reduce Gain and Offset Errors in CMOS Image Sensors using Delta-Sigma Modulation," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, April 20, 2012.
56. Labaziewicz, A. and Baker, R. J., "A 2 GHz Effective Sampling Frequency K-Delta-1-Sigma Analog-to-Digital Converter," *Proceedings of the IEEE 54th International Midwest Symposium on Circuits and Systems*, August 7-10, 2011.
55. Saxena, V., Balagopal, S., and Baker, R. J., "Systematic Design of Three-Stage Op-amps using Split Length Compensation," *Proceedings of the IEEE 54th International Midwest Symposium on Circuits and Systems*, August 7-10, 2011.
54. Harvard, Q. and Baker, R. J., "A Scalable I/O Architecture for Wide I/O DRAM," *Proceedings of the IEEE 54th International Midwest Symposium on Circuits and Systems*, August 7-10, 2011.
53. Wald, S., Baker, R. J., Mitkova, M., and Rafla, N., "A Non-Volatile Memory Array Based on Nano-Ionic Conductive Bridge Measurements," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 43-46, April 22, 2011.
52. Saxena, V. and Baker, R. J., "Synthesis of Higher-Order K-Delta-1-Sigma Modulators for Wideband ADCs," *Proceedings of the IEEE 53rd International Midwest Symposium on Circuits and Systems*, August 1-4, 2010.
51. Saxena, V. and Baker, R. J., "Indirect Compensation Techniques for Three-Stage Fully-Differential Op-Amps," (invited) *Proceedings of the IEEE 53rd International Midwest Symposium on Circuits and Systems*, August 1-4, 2010.

50. Harvard, Q., Baker, R. J., and Drost, R., "Main Memory with Proximity Communication: A Wide I/O DRAM Architecture," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 40-43, April 16, 2010.
49. Yap, K. M. and Baker, R. J., "Gain Error Correction for CMOS Image Sensor using Delta-Sigma Modulation," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 52-55, April 16, 2010.
48. Gagliano, C. and Baker, R. J., "A Compact Delay-Locked Loop for Multi-Phase Non-Overlapping Clock Generation," *Proceedings (poster) of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, April 16, 2010.
47. Montierth, D., Yap, K. M., and Baker, R. J., "CMOS Image Sensor using Delta-Sigma Modulation," *4th Annual Austin Conference on Integrated Circuits & Systems*, Oct. 26-27, 2009.
46. Saxena, V. and Baker, R. J., "Synthesis of Higher-Order K-Delta-1-Sigma Modulators for Wideband Analog to Digital Conversion," *4th Annual Austin Conference on Integrated Circuits & Systems*, Oct. 26-27, 2009.
45. Li, K., Saxena, V., Zheng, G., and Baker, R. J., "Full Feed-Forward K-Delta-1-Sigma Modulator," *4th Annual Austin Conference on Integrated Circuits & Systems*, Oct. 26-27, 2009.
44. Bollschweiler, L., English, A., Baker, R. J., Kuang, W., Chang, Z.-C., Shih, M.-H., Knowlton, W.B., Hughes, W.L., Lee, J., Yurke, B., Cockerham, N. S., and Tyree, V. C., "Chip-Scale Nanophotonic Chemical and Biological Sensors using CMOS Process," *Proceedings of the IEEE 52nd Midwest Symposium on Circuits and Systems*, pp. 413-416, August 2-5, 2009.
43. Saxena, V., Li, K., Zheng, G., and Baker, R. J., "A K-Delta 1-Sigma Modulator for Wideband Analog to Digital Conversion," *Proceedings of the IEEE 52nd International Midwest Symposium on Circuits and Systems*, pp. 411-415, August 2-5, 2009.
42. Saxena, V. and Baker, R. J., "Indirect Compensation Techniques for Three-Stage CMOS Op-amps," *Proceedings of the IEEE 52nd International Midwest Symposium on Circuits and Systems*, pp. 9-12, August 2-5, 2009.
41. Regner, J., Balasubramanian, M., Cook, B., Li, Y., Kassayebetre, H., Sharma, A., Baker, R. J., and Campbell, K. A., "Integration of IC Industry Feature Sizes with University Back-End-of-Line Post Processing: Example Using a Phase-Change Memory Test Chip," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 28-31, April, 2009.
40. Gupta, S. Saxena, V., Campbell, K. A., and Baker, R. J., "W-2W Current Steering DAC for Programming Phase Change Memory," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 59-62, April, 2009.
39. Rapole, H., Rajagiri, A., Balasubramanian, M., Campbell, K. A., and Baker, R. J., "Resistive Memory Sensing Using Delta-Sigma Modulation," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 63-66, April, 2009.
38. Kassayebetre, H., Regner, J., Rajagiri, A., Sharma, A., Hay, R. R., Baker, R. J., and Campbell, K.A., "Surface Acoustic Wave Device Fabrication using Zinc Oxide and Chalcogenide Thin Films," poster presentation at the *IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, April, 2009.
37. Ande, H. K., Busa, P., Balasubramanian, M., Campbell, K. A., and Baker, R. J., "A New Approach to the Design, Fabrication, and Testing of Chalcogenide-Based Multi-State Phase-Change Nonvolatile Memory," *Proceedings of the IEEE 51st International Midwest Symposium on Circuits and Systems*, pp. 570-573, August 10-13, 2008.
36. Saxena, V., and Baker, R. J., "Compensation of CMOS Op-Amps using Split-Length Transistors," *Proceedings of the IEEE 51st Midwest Symposium on Circuits and Systems*, pp. 109-112, August 10-13, 2008.

35. Saxena, V., and Baker, R. J., "Indirect Compensation Technique for Low-Voltage Op-Amps," *Proceedings of the 3rd Annual Austin Conference on Integrated Systems and Circuits (ACISC)*, May 7-9, 2008.
34. Cahoon, C., and Baker, R. J., "Low-Voltage CMOS Temperature Sensor Design using Schottky Diode-Based References," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 16-19, April, 2008.
33. Knowlton, W. B., Araujo, D., Price, P.M., Brotherton, J., Coonse, K., Hendricks, K., Southwick III, R. G., Henderson, J., Oxford, J., Moll, A., Kuang, W., and Baker, R. J., "Progress Towards a Biomolecular Nanowire Sensor Array for Biomedical Applications," invited talk presented at the 6th Annual INBRE/COBRE Research Conference, Moscow, ID, August 6, 2007
32. Knowlton, W. B., Araujo, D., Price, P.M., Brotherton, J., Coonse, K., Southwick III, R.G., Oxford, J., Moll, A., Baker, R. J., and Kuang, W., "Development of Biomolecular Nanostructure Sensor Arrays," presented at the Sensors and Sensor Technology session for the program of the 88th annual meeting of the AAAS, Pacific Division, June 2007, Boise, ID
31. Knowlton, W. B., Kuang, W., Araujo D., Price, P. M., Brotherton, J., Coonse, K. Bollschweiler, L., Southwick, R., Oxford, J. Moll, A., and Baker, R. J., "Nanofabrication of 3D Sensor Arrays for Detection," Advanced Fuel Cycle Workshop, May 8-9, 2007, Boise, ID
30. Saxena, V., and Baker, R. J., "Indirect Feedback Compensation of CMOS Op-Amps," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 3-4, April, 2006.
29. Duvvada, K., Saxena, V., and Baker, R. J., High Speed Digital Input Buffer Circuits, *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 11-12, April, 2006.
28. Saxena, V., Plum, T. J., Jessing, J. R., and Baker, R. J., "Design and Fabrication of a MEMS Capacitive Chemical Sensor System," *Proceedings of the IEEE/EDS Workshop on Microelectronics and Electron Devices (WMED)*, pp. 17-18, April, 2006.
27. Gorseth, T. L., Estrada, D., Kiepert, J., Ogas, M. L., Cheek, B. J., Price, P. M., Baker, R. J., Bersuker, G., and Knowlton, W.B., "Preliminary Study of NOR Digital Response to Single pMOSFET Dielectric Degradation," presented at the *Workshop on Microelectronic Devices* (Boise, Idaho; April 14, 2006)
26. Gribb, M., Plumlee, D., Moll, A. J., Hill, H. H., Hong, F., Baker, R. J., Loo, S. M., Walters, R. and Imonigie, J., "An In-Situ Ion Mobility Spectrometer Sensor System for Detecting Gaseous VOCs in the Vadose Zone," *Fourth International Conference on Unsaturated Soils (UNSAT '06) Conference, April 2-6, 2006, Carefree, AZ.*
25. Gribb, M., Hill, H. H., Baker, R. J., Loo, S. M., and Moll, A. J., "Ion Mobility Spectrometer (IMS) Sensor Project," presented at the *Environmental & Subsurface Science Symposium*, Inland Research Alliance, Sept. 19-21, 2005, Big Sky, Montana.
24. Ogas, M. L., Price, P. M., Kiepert J., Baker R. J., Bersuker G., and Knowlton W.B., *Degradation of Rise Time in NAND Gates Using 2.0 nm Gate Dielectrics*, oral presentation and publication at the 2005 IEEE Integrated Reliability Workshop, October 2005.
23. Butler, D. L. and Baker, R. J., *Low-Voltage Bandgap Reference Design Utilizing Schottky Diodes*, *Proceedings of the IEEE 48th International Midwest Symposium on Circuits and Systems*.
22. Cheek, B. J., Southwick III, R. G., Ogas, M. L., Nagler, P. E., Whelchel, D., Kumar, S., Baker, R. J., and Knowlton, W. B., "Preliminary Soft Breakdown (SBD) Effects In CMOS Building Block Circuits," poster presentation at *2004 IEEE International Integrated Reliability Workshop*, Oct. 18-21.
21. Ogas, M., Southwick, R. G., Cheek, B. J., Lawrence, C. E., Kumar, S., Haggag, A., Baker, R. J., and Knowlton, W. B., "Multiple Waveform Pulse Voltage Stress Technique for Modeling Noise in Ultra-Thin Oxides," poster presentation at the *Workshop on Microelectronics and Electron Devices*, Boise, Idaho, April 16, 2004.

20. Ogas, M. L., Southwick III, R. G., Cheek, B. J., Baker, R. J., Bersuker, G., and Knowlton, W. B., "Survey of Oxide Degradation in Inverter Circuits Using 2.0nm MOS Devices," in *Proceedings of the 2004 IEEE International Integrated Reliability Workshop*, pp. 32-36.
19. Cheek, B. J., Stutzke, N., Santosh, K., Baker, R. J., Moll, A. J., and Knowlton, W. B., Investigation of Circuit-Level Oxide Degradation and its Effect on CMOS Inverter Operation Performance and MOSFET Characteristics, *2004 IEEE International Reliability Physics Symposium*, April, 25-29.
18. Stutzke, N., Cheek, B. J., Wiscombe, M., Lowman, T., Kumar, S., Baker, R. J., Moll, A. J., and Knowlton, W. B., *Effects of Circuit-Level Stress on Inverter Performance and MOSFET Characteristics*, 2003 IEEE International Integrated Reliability Workshop, Oct, 20-23.
17. Ogas, M. L., Southwick, R. G., Cheek, B. J., Lawrence, C. E., Kumar, S., Haggag, A., Baker, R. J., and Knowlton, W. B., *Investigation of Multiple Waveform Pulse Voltage Stress (MWPVS) Technique in Ultra-Thin Oxides*, poster presentation at the 2003 IEEE International Integrated Reliability Workshop Oct, 20-23.
16. Baker, R. J., *Mixed-Signal Design in the Microelectronics Curriculum*, IEEE University/Government/Industry Microelectronics (UGIM) Symposium, June 30 - July 2.
15. Hartman, J. A., Baker, R. J., Gribb, M., Hill, H. H., Jessing, J., Moll, A. J., Prouty, and Russell, D., *A Miniaturized Ion Mobility Spectrometer (IMS) Sensor for Wireless Operation*, FAME (Frontiers in Assessment Methods for the Environment) Symposium, Sponsored by NSF, Minneapolis, Minnesota, August 10-13, 2003.
14. Lawrence, C.E., Cheek, B. J., Lawrence, T. E., Kumar, S., Haggag, A., Baker, R. J., and Knowlton, W. B., *Gate Dielectric Degradation Effects on nMOS Devices Using a Noise Model Approach*, IEEE University/Government/Industry Microelectronics (UGIM) Symposium, June 30 - July 2, 2003.
13. Cheek, B., Lawrence, C., Lawrence, T., Gomez, J., Caldwell, T., Kiri, D., Kumar, S., Baker, R. J., Moll, A. J., and Knowlton, W. B., *Gate Dielectric Degradation Effects on nMOS Devices and Simple IC Building Blocks (SICBBs)*, IEEE Electron Devices Society Boise Meeting, Boise, ID Oct. 25, 2002.
12. Lawrence, C., Cheek, B., Caldwell, T., Lawrence, T., Kiri, D., Kumar, S., Baker, R. J., Moll, A. J., and Knowlton, W. B., *Pulse voltage stressing of ultrathin gate oxides in NMOS devices*, poster session at *IEEE International Integrated Reliability Workshop*, October 21-24, 2002.
11. Cheek, B., Lawrence, C., Lawrence, T., Caldwell, T., Kiri, D., Kumar, S., Baker, R. J., Moll, A. J., and Knowlton, W. B., Circuit level reliability of ultrathin gate oxides for SICBBs: Preliminary study concentrated on the effect of stress on the NMOSFET of an inverter, poster session at the IEEE International Integrated Reliability Workshop, October 21-24, 2002.
10. Baker, R. J., "Sensing Circuits for Resistive Memory," *IEEE Electron Devices Society Meeting*, Boise, Idaho October 25, 2002.
9. Rivera, B., Baker, R. J., Melngailis, J., "Design and Layout of Schottky Diodes in a Standard CMOS Process," 2001 International Semiconductor Device Research Symposium, Washington DC, Dec. 2001.
8. Hess, H. and Baker, R. J., "Easier Method to Simultaneously Trigger Series-Connected MOS Devices," *Power Systems World Conference 2000*, Boston, Massachusetts, September 2000.
7. Baker, R. J., and Hess, H., "Transformerless Capacitive Coupling of Gate Signals for Series Operation of Power MOSFET Devices." *International Electric Machines and Drives Conference*, Seattle, Washington, May 1999, pp. 673-676.
6. Baker, R. J., "A windows based integrated circuit design tool for distance education," *International Conference on Simulation and Multimedia in Engineering Education*."
5. Chen, H. and Baker, R. J., "A CMOS Standard-Cell Library for the PC-based LASI Layout System," *Proceedings of the 41st International Midwest Symposium on Circuits and Systems*, August 9-12, 1998.

4. Liu, S. and Baker, R. J., "Process and temperature performance of a CMOS beta-multiplier voltage reference," *Proceedings of the 41st International Midwest Symposium on Circuits and Systems*, August 9-12, 1998.
3. Boyce, D.E. and Baker, R. J., "A Complete Layout System for the PC," *IEEE 40th International Midwest Symposium on Circuits and Systems*, 1997.
2. Baker, R. J., and Blair, J. J., "Step response considerations and the design of a suitable step generator for high speed digitizer testing," *LLNL's Third Annual Workshop on High Speed Digitizers*, April 3-4, Las Vegas, Nevada, 1991.
1. Baker, R. J., "Step-recovery diodes sharpen pulses," *Engineering Design News Magazine*, pp. 154-156, May 10, 1990.

EXPERT WITNESS EXPERIENCE

The law firms and clients (underlined) whom I have provided expert witness services are listed below. I have been deposed 46 times and I have given expert testimony at 8 trials (5 USITC, 2 D. Del., and 1 E.D. Tex.)

Pillsbury Winthrop Shaw Pittman LLP (San Francisco, CA)

Case – Kingston Technology Company, Inc. v. Memory Technologies, LLC

Case Numbers – IPR2019-00645, IPR2019-00648, IPR2019-00651, and IPR2019-00654. Petitions filed on January 31, 2019.

Case Numbers – IPR2019-00642, IPR2019-00643, and IPR2019-00644. Petitions filed on January 30, 2019.

Case Number – IPR2019-00638. Petition filed on January 29, 2019.

Case Subject Matter – Memory cards including PC cards, compact flash ("CF") cards, secure digital ("SD") cards, and multimedia cards ("MMC").

Work Performed – Provided expert consulting services for inter partes reviews and wrote declarations.

Baker Botts LLP (Austin, TX)

Case – Semiconductor Components Industries, LLC d/b/a ON Semiconductor v. Power Integrations, Inc.

Case Numbers – IPR2018-01810, IPR2018-01812, IPR2018-01816, and IPR2018-01818. Petitions filed on September 28, 2018.

Case Subject Matter – Switched-mode power supplies, controllers, transformers, and sensing multiple voltage values.

Work Performed – Provided expert consulting services and wrote declarations for inter partes reviews.

Kirkland & Ellis LLP (Washington, DC) and Fish & Richardson P.C. (Washington, DC)

Case – Samsung Electronics Co., LTD. and SK Hynix Inc. v. BiTMICRO, LLC

Case Number – IPR2018-01720. Petition filed on September 19, 2018.

Case Number – IPR2018-01545. Petition filed on August 23, 2018.

Case Subject Matter – Solid state storage drives, stacked electronics components, and products.

Work Performed – Provided expert consulting services including writing declarations for inter partes reviews.

Knobbe, Martens, Olson, & Bear, LLP (Los Angeles, CA) and White & Case LLP (Palo Alto, CA)

Case – Toshiba America Information Systems, Inc. and MSI Computer Corp. v. Wallelex Microelectronics Ltd.

Case Number – IPR2018-01538. Petition filed on August 10, 2018.

Case Subject Matter – Double-sided male USB and various card-shaped devices and connectors.

Work Performed – Provided expert consulting services including writing declaration for inter partes review.

Orrick, Herrington & Sutcliffe LLP (Menlo Park, CA) and Weil, Gotshal & Manges LLP (Redwood Shores, CA)

Case – Micron Technology, Inc. v. North Star Innovations, Inc.

Case Numbers – IPR2018-00998 and IPR2018-00999. Petitions filed on May 1, 2018.

Case Number – IPR2018-00989. Petition filed on April 27, 2018.

Case Subject Matter – Output circuits for memory integrated circuits and voltage boosting circuits.

Work Performed – Provided expert consulting services including writing declaration for inter partes review.

Paul Hastings LLP (Austin, TX and Washington, DC)

Case – Samsung, Inc. v. Red Rock Analytics, LLC

Case Numbers – IPR2018-00555, IPR2018-00556, and IPR2018-00557. Petitions filed on February 5, 2018.

Case Subject Matter – Calibration of IQ balance in transceivers.

Work Performed – Provided expert consulting services and wrote declarations for inter partes reviews.

Covington & Burling LLP (Palo Alto, CA and Washington, DC)

Case – Phenix (sic) Longhorn, LLC v. Texas Instruments, Inc.

Case Number - Texas, ED (Marshall) 2:18-cv-00020. Complaint filed January 22, 2018.

Case Subject Matter – Circuit with non-volatile memory for gamma correction in a display screen.

Work Performed – Provided expert consulting services, wrote declaration for claim construction, and was deposed.

Kirkland & Ellis LLP (Washington, DC) and Fish & Richardson P.C. (Washington, DC)

Case – BitMICRO, LLC v. Samsung Electronics Co., LTD., SK Hynix Inc., Dell Inc., Lenovo Group Inc., HP Inc., ASUSTek Computer Inc., ASUS Computer International, ACER Inc., VAIO Corporation, and Transcosmos America Inc.

Case Number – ITC Investigation No. 337-TA-1097. Complaint filed January 8, 2018.

Case Subject Matter – Solid state storage drives, stacked electronics components, and products.

Work Performed – Provided expert consulting services including direct witness statement, deposition, and testified at trial for pilot 100-day ITC proceeding.

Morrison & Foerster LLP (Los Angeles, CA)

Case – SK hynix, Inc. v. Netlist, Inc.

Case Numbers – IPR2018-00364 and IPR2018-00365. Petitions filed on December 27, 2017.

Case Numbers – IPR2018-00362 and IPR2018-00363. Petitions filed on December 22, 2017.

Case Subject Matter – Memory modules, components, and products.

Work Performed – Provided expert consulting services for patent owner in inter partes reviews, wrote declarations, and was deposed twice.

Quinn Emanuel Urquhart & Sullivan, LLP (San Francisco, CA and Chicago, IL) and Norton Rose Fulbright US LLP (Houston, TX)

Case – Qualcomm, Inc. v. Apple, Inc.

Case Number – ITC Investigation No. 337-TA-1093. Complaint filed November 30, 2017.

Case Subject Matter – Certain mobile electronic devices and radio frequency and processing components thereof.

Work Performed – Provided expert consulting services.

Baker Botts LLP (Austin, TX, and Houston, TX)

Case – Semiconductor Components Industries, LLC d/b/a ON Semiconductor v. Power Integrations, Inc.

Case Number – IPR2018-00160. Petition filed on November 7, 2017.

Case Subject Matter – Switched-mode power supplies and power supply controllers.

Work Performed – Provided expert consulting services and wrote declaration for inter partes review.

Mintz, Levin, Cohn, Ferris, Glovsky and Popeo, P.C. (Boston, MA)

Case – Netlist, Inc. v. SK hynix, Inc.

Case Number – ITC Investigation No. 337-TA-1089. Complaint filed on October 31, 2017.

Case Subject Matter – Memory modules and components thereof.

Work Performed – Provided expert consulting services including validity analysis, expert report, and deposition.

Baker Botts LLP (Austin, TX, and Houston, TX)

Case – ON Semiconductor and Semiconductor Components Industries v. Power Integrations, Inc.

Case Number – Delaware, 1:17-cv-00247. First amended complaint filed on September 8, 2017.

Case Subject Matter – Switched-mode power supplies and power supply controllers.

Work Performed – Provided expert consulting services.

Quinn Emanuel Urquhart & Sullivan, LLP (San Francisco, CA, Chicago, IL and Seattle, WA)

Case – Qualcomm, Inc. v. Apple, Inc.

Case Number – California, SD 3:17-cv-01375. Complaint filed on August 25, 2017.

Case Subject Matter – Electronics in consumer mobile devices.

Work Performed – Provided expert consulting services including infringement analysis, validity analysis, expert reports, and was twice deposed.

Baker Botts LLP (Austin, TX, and Houston, TX)

Case – Power Integrations v. ON Semiconductor and Semiconductor Components Industries

Case – ON Semiconductor and Semiconductor Components Industries v. Power Integrations, Inc.

Case Numbers – California, ND (San Jose) 5:16-cv-06371 and California ND (San Jose) 5:17-cv-03189. Second amended complaint filed on August 14, 2017.

Case Subject Matter – Switched-mode power supplies and power supply controllers.

Work Performed – Provided expert consulting services and wrote declaration for claim construction.

Fish & Richardson P.C. (Washington, DC)

Case – Ex Parte Reexamination

Case Number – 90/020,112. Request filed on July 31, 2017.

Case Subject Matter – Multi-level non-volatile floating gate memory, e.g. EPROM, EEPROM, and flash technologies.

Work Performed – Provided expert consulting services and wrote declaration.

K&L Gates LLP (Chicago, IL)

Case – United Microelectronics Corp., UMC Group (USA), Semiconductor Manufacturing International Corp. (Shanghai and Beijing), and SMIC (Americas), v. Lone Star Silicon Innovations LLC

Case Number – IPR2017-01513. Petition filed on July 20, 2017.

Case Subject Matter – CMOS circuit fabrication.

Work Performed – Provided expert consulting services and wrote declaration for inter partes review.

Bosch Jehle and Fieldfisher (Munich and Düsseldorf, Germany)

Case – Netlist, Inc. v. SK hynix, Inc.

Case Number – Complaint filed on July 11, 2017 in the German Federal Patent Court.

Case Subject Matter – Memory modules and components and products containing same.

Work Performed – Provided expert consulting services and attended trial at the German Federal Patent Court in Munich.

Quinn Emanuel Urquhart & Sullivan, LLP (San Francisco, CA, Chicago, IL, and Seattle, WA)

Case – Qualcomm, Inc. v. Apple, Inc.

Case Number – ITC Investigation No. 337-TA-1065. Complaint filed July 7, 2017.

Case Subject Matter – Certain mobile electronic devices and radio frequency and processing components thereof.

Work Performed – Provided expert consulting services including infringement analysis, validity analysis, expert reports, was deposed, and testified at trial.

Mintz, Levin, Cohn, Ferris, Glovsky and Popeo, P.C. (Boston, MA and Washington, DC)

Case – Netlist, Inc. v. SK hynix

Case Number – California, CD 8:17-cv-01030. Complaint filed on June 14, 2017.

Case Subject Matter – Memory modules and components and products containing same.

Work Performed – Provided expert consulting services.

Russ August & Kabat (Los Angeles, CA)

Case – Document Security Systems, Inc. v. Lite-On, Inc.

Case Number – California, CD 2:17-cv-06050. Complaint filed on August 15, 2017.

Case – Document Security Systems, Inc. v. Everlight Electronics Co.

Case Number – California, CD 2:17-cv-04273. Complaint filed on June 8, 2017.

Case – Document Security Systems, Inc. v. Cree, Inc.

Case Number – California, CD 2:17-cv-04263. Complaint filed on June 8, 2017.

Case – Document Security Systems, Inc. v. Seoul Semiconductor Company, LTD.

Case Number – California, CD 8:17-cv-00981. Complaint filed on June 7, 2017.

Case Subject Matter – Light Emitting Diode ("LED") lighting products

Work Performed – Provided expert consulting services, wrote claim construction declarations and was deposed.

Kirkland & Ellis LLP (New York, NY and Washington, DC)

Case – Fundamental Innovation Systems International LLC v. Samsung Electronics Co., LTD.

Case Number – Texas, ED (Marshall) 2:17-cv-00145. Complaint filed May 15, 2017.

Case Subject Matter – Universal Serial Bus (USB) connections for data communications and charging.

Work Performed – Provided expert consulting services, wrote expert reports on invalidity and noninfringement, and was deposed.

Paul Hastings LLP (Austin, TX and Washington, DC)

Case – Samsung, Inc. v. ProMOS Technologies, Inc.

Case Numbers – IPR2017-01412, IPR2017-01413, IPR2017-01414, IPR2017-01415, and IPR2017-01416. Petitions filed on May 12, 2017.

Case Subject Matter – Delay-Locked Loop (DLL) design, power supplies, and sensing in semiconductor memory.

Work Performed – Provided expert consulting services, wrote declarations for inter partes reviews, and was deposed three times.

Baker Botts LLP (Austin, TX, Dallas, TX, and Palo Alto, CA)

Case – SanDisk LLC v. Memory Technologies, LLC

Case Number – IPR2017-01420. Petition filed on May 10, 2017.

Case Number – IPR2017-01360. Petition filed on May 3, 2017.

Case Number – IPR2017-01116. Petition filed on March 20, 2017.

Case Number – IPR2017-01022. Petition filed on March 3, 2017.

Case Number – IPR2017-00868. Petition filed on February 9, 2017.

Case Subject Matter – Memory cards including PC cards, compact flash (“CF”) cards, secure digital (“SD”) cards, and multimedia cards (“MMC”).

Work Performed – Provided expert consulting services for inter partes review and wrote declarations.

DLA Piper (Atlanta, GA and East Palo Alto, CA)

Case – Macronix International Co. v. Toshiba, Inc.

Case Number – ITC Investigation No. 337-TA-1046. Complaint filed March 7, 2017.

Case Subject Matter – Non-volatile memory, such as flash memory, and products containing the same.

Work Performed – Provided expert consulting services. Also provided Markman tutorial, expert reports, was deposed, and testified at trial.

Morrison & Foerster LLP (Los Angeles, CA)

Case – SK hynix, Inc. v. Netlist, Inc.

Case Number – IPR2017-00577. Petition filed on January 5, 2017.

Case Subject Matter – Memory modules, components, and products.

Work Performed – Provided expert consulting services for patent owner in an inter partes review, wrote declaration, and was deposed.

McAndrews Held & Malloy LTD (Chicago, IL)

Case – SK hynix, Inc. v. Netlist, Inc.

Case Number – IPR2017-00692. Petition filed on January 17, 2017.

Case Number – IPR2017-00587. Petition filed on January 6, 2017.

Case Number – IPR2017-00561. Petition filed on January 5, 2017.

Case Numbers – IPR2017-00560 and IPR2017-00562. Petitions filed on January 3, 2017.

Case Subject Matter – Volatile and non-volatile memory systems.

Work Performed – Provided expert consulting services for patent owner in an inter partes review, wrote declarations, and was deposed twice.

O'Melveny & Myers LLP (Newport Beach and Los Angeles, CA)

Case – Janus Semiconductor, LLC v. Micron Technology, Inc.

Case Number – Texas, ED (Marshall) 2:16-cv-01409. Complaint filed December 13, 2016.

Case Subject Matter – Self-timed and self-enabled distributed clocking in electronic integrated circuits.

Work Performed – Provided expert consulting services.

Baker Botts LLP (Austin, TX, Dallas, TX, and Palo Alto, CA)

Case – Memory Technologies, LLC v. SanDisk LLC and Western Digital Corporation

Case Number – ITC Investigation No. 337-TA-1034. Complaint filed November 30, 2016.

Case Subject Matter – SD Cards, microSD cards, eMMC (embedded Multi-Media Controller), and eMCP (embedded Multi-Chip Packages) products.

Work Performed – Provided expert consulting services and wrote declaration.

Kilpatrick Townsend & Stockton LLP (Denver, CO and Shanghai, China)

Case – Broadcom, Ltd. v. Invensas

Case Number – IPR2017-00171. Petition filed on October 31, 2016.

Case Subject Matter – Semiconductor random access memory circuit timing and operation.

Work Performed – Provided expert consulting services, wrote declaration, and was deposed.

Paul Hastings LLP (Washington, DC)

Case – Samsung, Inc. v. ProMOS Technologies, Inc.

Case Numbers – IPR2017-00036, IPR2017-00038, and IPR2017-00039. Petitions filed on October 7, 2016.

Case Subject Matter – Sensing in semiconductor memory integrated circuits.

Work Performed – Provided expert consulting services, wrote declarations for inter partes reviews, and was deposed three times.

Munck Wilson Mandala LLP (Dallas, TX)

Case – ams AG, ams-TAOS, and Samsung v. JIL Technologies and 511 Innovations, Inc.

Case Numbers – IPR2016-01788, IPR2016-01792, IPR2016-01793, IPR2016-01804, IPR2016-01810, IPR2016-01818, and IPR2016-01819. Petitions filed on September 14, 2016.

Case Number – IPR2016-01787. Petition filed on September 13, 2016.

Case Subject Matter – Color and optical measuring systems.

Work Performed – Provided expert consulting services and wrote declarations for inter partes reviews.

Mintz, Levin, Cohn, Ferris, Glovsky and Popeo, P.C. (Boston, MA and Washington, DC)

Case – Netlist, Inc. v. SK hynix, Inc.

Case Number – ITC Investigation No. 337-TA-1023. Complaint filed on September 1, 2016.

Case Subject Matter – Memory modules and components and products containing same.

Work Performed – Provided expert consulting services including validity analysis, expert report, deposition, technology tutorial at trial, and trial testimony.

Mintz, Levin, Cohn, Ferris, Glovsky and Popeo, P.C. (Boston, MA and Washington, DC)

Case – Netlist, Inc. v. SK hynix

Case Number – California, CD (Santa Ana) 8:16-cv-01605. Complaint filed on August 31, 2016.

Case Subject Matter – Memory modules and components and products containing same.

Work Performed – Provided expert consulting services and wrote declaration for claim construction.

Baker & Hostetler LLP (Cleveland, OH)

Case – Evolv, LLC v. Joyetech and Wismec

Case Number – California, CD 8:16-cv-00459.

Complaint filed on March 9, 2016. Case Subject Matter – Electronic personal vaporizers (also known as electronic cigarettes) containing power and USB battery charging electronics and switching power supplies using CMOS and power MOSFETs.

Work Performed – Provided expert consulting services including lab testing and infringement analysis. Wrote declaration.

Vinson & Elkins LLP (San Francisco, CA)

Case – Polaris Innovations Limited v. Kingston Technology Company, Inc.

Case Number – California, CD 8:16-cv-300. Complaint filed on February 19, 2016.

Case Subject Matter – Semiconductor memory, circuits, and the design and fabrication of memory modules.

Work Performed – Provided expert consulting services.

Mintz, Levin, Cohn, Ferris, Glovsky and Popeo, P.C. (Boston, MA)

Case – *Advanced Silicon Technologies LLC* v. BMW, Fujitsu, Harman, Honda, NVIDIA, Renesas, Texas Instruments, Toyota, Volkswagen, and Audi

Case Number – ITC Investigation No. 337-TA-984. Complaint filed on December 28, 2015.

Case Subject Matter – Computing or graphics systems, components thereof, and vehicles containing same.

Work Performed – Provided expert consulting services and wrote declaration for claim construction.

DLA Piper (East Palo Alto, CA, Chicago, IL, and Reston, VA)

Case – Lincoln Electric v. *ESAB, Inc.*

Case Number – Texas, ED (Marshall) 2:15-cv-01404. Complaint filed on December 15, 2015.

Case Subject Matter – Power electronics including switching power supplies using power MOSFETs for welding equipment.

Work Performed – Provided expert consulting, claim construction, noninfringement analysis, invalidity analysis, expert reports, and was deposed twice.

Weil, Gotshal & Manges LLP (Houston, TX and Redwood Shores, CA)

Case – *Micron Technology, Inc.* v. Innovative Memory Systems LLC

Case Numbers – IPR2016-00320, IPR2016-00322, IPR2016-00325, IPR2016-00326, and IPR2016-00327. Petitions filed on December 14, 2015.

Case Subject Matter – Data conversion, semiconductor fabrication, flash memory, and semiconductor memory device operation/control.

Work Performed – Provided expert consulting services, wrote declarations for inter partes reviews, and was deposed three times.

Munck Wilson Mandala LLP (Dallas, TX) and O'Melveny & Myers LLP (Los Angeles, CA)

Case – 511 Innovations, Inc. v. *Samsung, Huawei, ZTE, and ams-TAOS*

Case Number – Texas, ED (Marshall) 2:15-cv-01526. Complaint filed on September 14, 2015.

Case Subject Matter – Color and optical measuring systems.

Work Performed – Provided expert consulting, claim construction, wrote declaration, expert reports, and was deposed twice.

Davis Wright Tremaine LLP (San Francisco, CA and Seattle, WA) and Mayer Brown LLP (Washington, DC)

Case – 511 Innovations, Inc. v. *Microsoft and Avago*

Case Number – Texas, ED (Marshall) 2:15-cv-01525. Complaint filed on September 14, 2015.

Case Subject Matter – Color and optical measuring systems.

Work Performed – Provided expert consulting services.

Weil, Gotshal & Manges LLP (Houston, TX, Redwood Shores, CA, and Washington, DC)

Case – Micron Technology, Inc. v. Limestone Memory Systems LLC

Case Numbers – IPR2016-00093, IPR2016-00094, IPR2016-00095, IPR2016-00096, and IPR2016-00097. Petitions filed on October 27, 2015.

Case Subject Matter – Semiconductor memory.

Work Performed – Provided expert consulting services and wrote declarations for inter partes reviews.

DLA Piper (East Palo Alto and Los Angeles, CA)

Case – Apple, Inc. v. Longitude Flash Memory Systems S.A.R.L.

Case Number – IPR2015-01933. Petition filed on September 21, 2015.

Case Numbers – IPR2015-01924 and IPR2015-01925. Petitions filed on September 17, 2015.

Case Numbers – IPR2015-01908 and IPR2015-01909. Petitions filed on September 14, 2015.

Case Subject Matter – Non-volatile semiconductor flash memory fabrication and design.

Work Performed – Provided expert consulting services and wrote declarations for inter partes reviews.

Paul Hastings LLP (New York City, NY and Washington, DC)

Case – Samsung, Inc. v. Elbrus International Limited

Case Numbers – IPR2015-01523 and IPR2015-01524. Petitions filed on June 26, 2015.

Case Subject Matter – High-speed, low-power data transfer.

Work Performed – Provided expert consulting services, wrote declarations for inter partes reviews, and was deposed.

Kilpatrick Townsend & Stockton LLP (Menlo Park and San Francisco, CA)

Case – Consultant for SK hynix, Inc. on matters relating to investigation of certain patents owned by Longitude Licensing Ltd.

Case Subject Matter – Semiconductor random access memory and communication interfaces.

Work Performed – Provided expert consulting services in 2015.

Ropes & Gray LLP (New York City, NY)

Case – Samsung, Inc. v. Imperium IP Holdings (Cayman), Ltd.

Case Number – IPR2015-01233. Petition filed on May 21, 2015.

Case Subject Matter – Data interface circuits that can be either a single-ended interface or a differential interface.

Work Performed – Provided expert consulting services, wrote declarations for inter partes review, and was twice deposed.

Morgan, Lewis & Bockius LLP (Palo Alto, CA)

Case – Silergy Corporation v. Monolithic Power Systems, Inc.

Case Numbers – IPR2015-00803 and IPR2015-00804. Petitions filed on February 24, 2015.

Case Subject Matter – Microelectronic packaging.

Work Performed – Provided expert consulting services, wrote declarations for inter partes reviews, and was deposed.

Weil, Gotshal & Manges LLP (Houston, TX, Redwood Shores, CA, and Washington, DC)

Case – Limestone Memory Systems LLC v. Micron Technology, Inc.

Case Number – California, CD 8:15-cv-00278. Complaint filed on February 17, 2015.

Case Subject Matter – Semiconductor memory.

Work Performed – Provided expert consulting, claim construction, noninfringement analysis, and invalidity analysis.

Jones Day LLP (San Diego, CA)

Case – Micron Technology, Inc. v. eDigital Corp.

Case Number – IPR2015-00519. Petition filed on December 31, 2014.

Case Subject Matter – Methods for memory management in non-volatile flash memories.

Work Performed – Provided expert consulting services and wrote declaration for inter partes review.

Fish & Richardson P.C. (Atlanta, GA and Washington, DC)

Case – Micron Technology, Inc. v. MLC Intellectual Properties and BTG USA/International Inc.

Case Number – IPR2015-00504. Petition filed on December 24, 2014.

Case Subject Matter – Multi-level non-volatile floating gate memory, e.g. EPROM, EEPROM, and flash technologies.

Work Performed – Provided expert consulting services and wrote declaration for inter partes review.

Weil, Gotshal & Manges LLP (Houston, TX and Redwood Shores, CA)

Case – Innovative Memory Systems LLC v. Micron Technology, Inc.

Case Number – Delaware, 1:14-cv-01480. Complaint filed on December 15, 2014.

Case Subject Matter – Data conversion, semiconductor fabrication, flash memory, and semiconductor memory device operation/control.

Work Performed – Provided expert consulting, claim construction, noninfringement analysis, and invalidity analysis.

Skadden, Arps, Slate, Meagher & Flom LLP & Affiliates (Palo Alto, CA)

Case – ALFRED T. GIULIANO, Chapter 7 Trustee of the Ritz Estate; CPM ELECTRONICS INC.; E.S.E. ELECTRONICS, INC. and MFLASH, INC., on Behalf of Themselves and All Others Similarly Situated v. SanDisk Corp.

Case Number – California, ND (Oakland) 4:10-cv-02787. Fourth amended complaint filed on September 24, 2014.

Case Subject Matter – Non-volatile semiconductor flash memory fabrication and design.

Work Performed – Provided expert consulting services.

DLA Piper (East Palo Alto and Los Angeles, CA)

Case – Longitude Licensing Ltd. and Longitude Flash Memory Systems S.A.R.L., v. Apple, Inc.

Case Number – California, ND 3:14-cv-04275. Complaint filed on September 23, 2014.

Case Subject Matter – Non-volatile semiconductor flash memory fabrication and design.

Work Performed – Provided expert consulting, claim construction, noninfringement analysis, and invalidity analysis.

Singularity LLP (Redwood Shores, CA)

Case – VIA Technologies, Inc. v. ASUS Computer International, AUSTEK Computer, and ASMedia Technology, Inc.

Case Number – California, ND (San Jose) 5:14-cv-03586. Complaint filed on August 7, 2014.

Case Subject Matter – USB 3.0 circuits.

Work Performed – Provided expert consulting services including: noninfringement, invalidity, and trade-secret analyses. Wrote expert reports, was deposed twice, and participated in mediation.

Paul Hastings LLP (New York City, NY and Washington, DC)

Case – Cascades Computer Innovation, LLC v. Samsung Electronics Co., Ltd.

Case Number - Illinois, ED 14-cv-05691. Complaint filed on July 24, 2014.

Case Subject Matter – DRAM memory data transfer.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

Morgan, Lewis & Bockius LLP (Palo Alto, CA)

Case – Monolithic Power Systems, Inc. v. Silergy Corporation

Case Number – California, ND 3:14-cv-01745. First amended complaint filed on July 7, 2014.

Case Subject Matter – Microelectronic packaging.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

Ropes & Gray LLP (East Palo Alto, CA, New York City, NY, and Washington, DC)

Case – Macronix International Co., Ltd. v. Spansion, Inc., Aerohive Networks, Allied Telesis, Ciena, Delphi Automotive, Polycom, Ruckus Wireless, ShoreTel, Tellabs, and TiVo

Case Number – ITC Investigation No. 337-TA-922. Complaint filed on June 27, 2014.

Case Subject Matter – Devices containing non-volatile memory and products containing the same.

Work Performed – Provided expert consulting, noninfringement analysis, invalidity analysis, Markman tutorial, and expert report.

Ropes & Gray LLP (Boston, MA and New York City, NY)

Case – Imperium IP Holdings (Cayman), Ltd. v. Samsung, Inc.

Case Number – Texas, ED (Sherman) 4:14-cv-00371. Complaint filed on June 9, 2014.

Case Subject Matter – Data interface circuits that can be either a single-ended interface or a differential interface.

Work Performed – Provided expert consulting, noninfringement analysis, invalidity analysis, expert reports, deposition, and testimony at the trial.

Quinn Emanuel Urquhart & Sullivan, LLP (San Francisco, CA and Washington, DC)

Case – Freescale Semiconductor, Inc. v. MediaTek, Inc., et. al.

Case Number – ITC Investigation No. 337-TA-920. Amended complaint filed on May 27, 2014.

Case Subject Matter – Semiconductor integrated circuits and devices containing the same.

Work Performed – Provided expert consulting services.

DLA Piper (East Palo Alto and San Diego, CA)

Case – GSI Technology, Inc. v. Cypress Semiconductor Corporation

Case Number – IPR2014-00419. Petition filed on February 7, 2014.

Case Subject Matter – Semiconductor static random access memory (SRAM) circuit design.

Work Performed – Provided expert consulting services and wrote declaration for inter partes review.

Ropes & Gray LLP (Washington, DC)

Case – Macronix International Co., Ltd. v. Spansion, Inc., et al.

Case Number – Virginia, ED (Alexandria) 3:13-cv-00679. Complaint filed on November 20, 2013.

Case Subject Matter – Non-volatile semiconductor flash memory fabrication and design.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

Cooley LLP (San Diego, CA)

Case – HSM Portfolio LLC and Technology Properties Limited LLC v. Fujitsu, AMD, Qualcomm, Inc., Elpida, SK Hynix, Micron, ProMOS, SanDisk, Sony, ST Micro, Toshiba, ON, and Zoran

Case Number – Delaware, 1:11-cv-00770. Third amended complaint filed on June 28, 2013.

Case Subject Matter – Semiconductor sensing circuits.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

DLA Piper (East Palo Alto and San Diego, CA)

Case – Cypress Semiconductor Corporation v. GSI Technology, Inc.

Case Number – California, ND 3:13-cv-02013. Complaint filed on May 1, 2013.

Case Subject Matter – Semiconductor static random access memory (SRAM) circuit design.

Work Performed – Provided expert consulting, claim construction, noninfringement analysis, and invalidity analysis.

Montgomery McCracken Walker & Rhoads LLP (Philadelphia, PA)

Case – Simon Nicholas Richmond v. Winchance Solar Fujian Technology, Target, Creative Industries, et. al.

Case Number – New Jersey, 3:13-cv-01954. Amended complaint filed on March 27, 2013.

Case Subject Matter – Circuitry including solar cells, charging circuits, re-chargeable batteries, energy conversion for solar lighting.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

DLA Piper (East Palo Alto, CA)

Case – Intellectual Ventures I/II LLC v. Toshiba, Inc.

Case Number – Delaware, 1:13-cv-00453. Complaint filed on March 20, 2013.

Case Subject Matter – Semiconductor memory and electronic interface circuits.

Work Performed – Provided expert consulting, noninfringement analysis, invalidity analysis, expert report, was deposed, and testified at trial.

Alston & Bird, DLA Piper, Gibson Dunn, Katten, O'Melveny, Orrick, and WilmerHale (various locations in the USA)

Case – Freescale v. Funai, CSR, Zoran, MediaTek, Vizio, Sanyo, TPF, Top Victory Electronics, Envision Peripherals, AmTRAN, and Marvell

Case Number – Texas, WD 1:12-cv-00644. Amended complaint filed on January 14, 2013.

Case Subject Matter – Semiconductor circuitry for voltage regulators, bus terminations, packaging, and signal processing.

Work Performed – Provided expert consulting, claim construction, noninfringement analysis, invalidity analysis, and Markman tutorial.

Amin, Turocy & Watson LLP (San Jose and San Francisco, CA)

Case – InvenSense, Inc. v. Robert Bosch GmbH

Case Subject Matter – Microelectromechanical systems (MEMS) sensor design and manufacture.

Work Performed – Provided expert consulting services in 2013.

Morrison & Foerster LLP (Los Angeles, Palo Alto, and San Francisco, CA)

Case – STMicroelectronics, Inc. v. InvenSense, Inc.

Case Number – California, ND 3:12-cv-02475. Complaint filed on May 16, 2012.

Case Subject Matter – Microelectromechanical systems (MEMS) sensors including Gyroscopes and accelerometers.

Work Performed – Provided expert consulting, noninfringement analysis, invalidity analysis, and wrote declaration.

Kilpatrick Townsend & Stockton LLP (Menlo Park and San Francisco, CA)

Case – Consultant for SK hynix, Inc. on matters relating to investigation of certain patents owned by Round Rock Research LLC

Case Subject Matter – Semiconductor random access memory.

Work Performed – Provided expert consulting services in 2012.

Keker & Van Nest LLP (San Francisco, CA)

Case – Round Rock Research LLC v. SanDisk Corp.

Case Number – Delaware, 1:12-cv-00569. Complaint filed on May 3, 2012.

Case Subject Matter – Semiconductor non-volatile flash memory.

Work Performed – Provided expert consulting including: invalidity analysis, noninfringement analysis, expert reports, and was deposed.

Perkins Coie LLP (San Diego, CA)

Case – ASUS Computer International v. Round Rock Research LLC

Case Number – California, ND 3:12-cv-02099. Complaint filed on April 26, 2012.

Case Subject Matter – Semiconductor memory and image sensors (CMOS imagers).

Work Performed – Provided expert consulting, claim construction, noninfringement analysis, invalidity analysis, expert reports, and was deposed.

Morgan, Lewis & Bockius LLP (Palo Alto, CA)

Case – Dr. Michael Jaffe’ as insolvency administrator for Qimonda AG v. LSI, Atmel Corp., Cypress, MagnaChip, and ON Semiconductor

Case Number – California, ND 3:12-cv-03166 (San Francisco). Complaint filed on January 10, 2012.

Case Subject Matter – Semiconductor processing and manufacturing.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

Useful Arts IP (Cupertino, CA)

Case – Tezzaron (formerly Tachyon Semiconductor) v. Elm Technology Corporation

Case Number – Patent Interference No. 105,859. Declared on December 1, 2011.

Case Subject Matter – Packaging of semiconductors and through silicon vias (TSVs).

Work Performed – Patent interference, wrote declaration, and was deposed.

Morgan, Lewis & Bockius LLP (Palo Alto, CA)

Case – Nanya Technology Corporation v. Elpida Memory, Inc. and Kingston Technology Company, Inc.

Case Number – ITC Investigation No. 337-TA-821. Complaint filed on November 21, 2011.

Case Subject Matter – Semiconductor DRAM design, fabrication, and manufacture.

Work Performed – Provided expert consulting and reports on validity, infringement, and domestic industry. Also provided declarations and was deposed.

Morgan, Lewis & Bockius LLP (Washington, DC)

Case – Elpida Memory, Inc. v. Nanya Technology Corporation

Case Number – ITC Investigation No. 337-TA-819. Complaint filed on November 15, 2011.

Case Subject Matter – Semiconductor DRAM design, fabrication, and manufacture.

Work Performed – Provided expert consulting and reports on infringement, domestic industry, and validity. Also provided Markman tutorial, declarations, deposition, and testimony at the trial.

Ropes & Gray LLP (New York City, NY)

Case – Intellectual Ventures v. Sendai Nikon Corporation

Case Number – Delaware, 1:11-cv-01025. Complaint filed on October 26, 2011.

Case Subject Matter – CMOS image sensor design and manufacture.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

Farella Braun + Martel LLP (San Francisco, CA)

Case – Round Rock Research LLC v. Dell, Inc.

Case Number – Delaware, 1:11-cv-00976. Complaint filed on October 14, 2011.

Case Subject Matter – Semiconductor DRAM design and manufacture.

Work Performed – Provided expert consulting, noninfringement analysis, invalidity analysis, and wrote declaration.

Latham & Watkins LLP (San Francisco, CA)

Case – Altera Corp. v. LSI Corp. and Agere Systems, Inc.

Case Number – California, ND 4:11-cv-03139. Complaint filed on June 24, 2011.

Case Subject Matter – Semiconductor devices and electronics including phase-locked loops and clock recovery circuits.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

Fish & Richardson P.C. (Washington, DC)

Case – Spansion LLC v. Samsung Electronics Co., Ltd., Apple, Inc., Nokia Corp., PNY Technologies, Inc. Research In Motion Corporation, Transcend Information Inc.

Case Number – ITC Investigation No. 337-TA-735. Complaint filed on August 6, 2010.

Case Subject Matter – Semiconductor flash memory manufacture, fabrication, and design.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

Jones Day LLP (Palo Alto, CA)

Case – LSI and Agere, Inc. v. Xilinx, Inc.

Case Number – New York, SD 1:09-cv-09719. Complaint filed on November 23, 2009.

Case Subject Matter – Semiconductor digital design and clocking.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

Morrison & Foerster LLP (New York City, NY)

Case – Innurvation, Inc. et al v. Fujitsu Microelectronics America, Inc., Sony Corporation of America, Toshiba America Electronics Components, Inc., and Freescale Semiconductor, Inc.

Case Number – Maryland, 1:09-cv-01416. Complaint filed on May 29, 2009.

Case Subject Matter – Semiconductor circuit layout.

Work Performed – Provided expert consulting, noninfringement analysis, and invalidity analysis.

Wilson Sonsini Goodrich & Rosati P.C. (Palo Alto, CA)

Case – Panavision Imaging, LLC, v. OmniVision Technologies, Inc., Canon U.S.A., Inc., Micron Technology, Inc., Aptina Imaging Corporation, and Aptina, LLC.

Case Number – California, CD 2:09-cv-01577. Complaint filed on March 6, 2009.

Case Subject Matter – CMOS image sensor (CMOS imager) design, fabrication, and manufacture.

Work Performed – Provided expert consulting, noninfringement analysis, invalidity analysis, two expert reports, and wrote declaration.

McDermott Will & Emery (Menlo Park, CA)

Case – Volterra Semiconductor Corp. v. Primarion & Infineon Technologies North America & Infineon Technologies, A.G.

Case Number – California, ND 3:08-cv-05129. Complaint filed on November 12, 2008.

Case Subject Matter – High-performance analog and mixed-signal power management semiconductors and switching power supplies in CMOS using power MOSFETs.

Work Performed – Provided expert consulting, noninfringement analysis, invalidity analysis, two expert reports, and was deposed.

Morrison & Foerster LLP (Palo Alto and San Francisco, CA) and Baker Botts LLP (Austin and Houston, TX)

Case – Power Integrations, Inc. v. Fairchild Semiconductor International, Inc.

Case Number – Delaware, 1:08-cv-00309. Complaint filed on May 23, 2008.

Case Subject Matter – Power conversion integrated circuits used as power supplies for cell phones, LCD monitors, and computers.

Work Performed – Provided expert consulting services, expert report, was deposed, and testified at re-trial for damages in November, 2018.

pre-2008 Minor expert witness work. Was deposed twice, once as an expert witness and the other time as a corporate witness.