

PRINCIPLES OF CMOS VLSI DESIGN

A Systems Perspective second edition

NEIL H. E. WESTE KAMRAN ESHRAGHIAN





This book is in the Addison-Wesley VLSI Systems Series.

Lynn Conway and Charles Seitz, Consulting Editors

The VLSI Systems Series

Circuits, Interconnections, and Packaging for VLSI by H. B. Bakoglu

Analog VLSI and Neural Systems by Carver Mead

The CMOS3 Cell Library edited by Dennis Heinbuch

Computer Aids for VLSI Design by Steven Rubin

The Design and Analysis of VLSI Circuits by Lance Glasser and Daniel Dobberpuhl

Principles of CMOS VLSI Design by Neil H. E. Weste and Kamran Eshraghian

Also from Addison-Wesley:

An Introduction to VLSI Systems by Carver Mead and Lynn Conway

PRINCIPLES OF CMOS VLSI DESIGN A Systems Perspective

Second Edition

Neil H. E. Weste

Kamran Eshraghian

University of Adelaide



ADDISON-WESLEY PUBLISHING COMPANY

Reading, Massachusetts • Menlo Park, California • New York Don Mills, Ontario • Wokingham, England • Amsterdam • Bonn Sydney • Singapore • Tokyo • Madrid • San Juan • Milan • Paris Sponsoring Editor: Peter S. Gordon
Production Supervisor: Peggy McMahon

Marketing Manager: Bob Donegan Manufacturing Supervisor: Roy Logan

Cover Designer: Eileen Hoff Composition Services: Mike Wile

Technical Art Supervisor: Joseph K. Vetere Technical Art Consultant: Loretta Bailey Technical Art Coordinator: Alena B. Konecny TK7874 .W46 1993



Library of Congress Cataloging-in-Publication Data

Weste, Neil H. E.

Principles of CMOS VLSI design: a systems perspective / Neil Weste, Kamran Eshraghian -- 2nd ed.

p. cm. Includes bibliographical references and index. ISBN 0-201-53376-6

1. Intergrated circuits--Very large scale integration--design and construction 2. Metal oxide semiconductors, Complementary.

I. Eshraghian, Kamran. . II. Title.

TK7874.W46 1992 621.3'95--dc20

92-16564

Cover Photo: Dick Morton Cover Art: Neil Weste

Photo Credit: Plates 5, 12, and 13, Melgar Photography, Inc., Santa Clara, CA



Copyright © 1993 by AT&T

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher. Printed in the United States of America.

1 2 3 4 5 6 7 8 9 10-MA-96959493

To Avril, Melissa, Tammy and Nicky and Shohreh, Michelle, Kylie, Natasha and Jason

a, CA

in a nechanision of

٧

ABOUT THE AUTHORS

Neil Weste is President of TLW, Inc., a VLSI engineering company in Burlington, Massachusetts. Before cofounding TLW, he was Director of VLSI Systems at Symbolics, Inc., where he led the team that developed the Ivory Lisp microprocessor and the NS design system. Prior to joining Symbolics, Inc., Weste spent six years at AT&T Bell Labs in Holmdel, New Jersey. He worked one year at the Microelectronics Center of North Carolina, with teaching duties at Duke University and the University of North Carolina, Chapel Hill. Weste received his B. Sc., B.E., and Ph.D. from the University of Adelaide, South Australia.

Kamran Eshraghian is an Associate Professor in Electrical Engineering and Director of the Center for Gallium Arsenide VLSI Technology at The University of Adelaide, South Australia. His research interests include very high performance circuits, systems and architectures with applications in digital signal processing. Eshraghian received his B.Tech., B.E., and Ph.D. from the University of Adelaide. Prior to teaching, Eshraghian was with Philips Ltd. as an IC designer.

vi

PREFACE

ompany in Burlirector of VLSI eloped the Ivory ning Symbolics, New Jersey. He Carolina, with North Carolina, n the University

Engineering and ogy at The Uniclude very high ations in digital d Ph.D. from the with Philips Ltd. In the eight years since this book was first published, CMOS technology has steadily moved to occupy a central position in modern electronic system design. Whether digital systems are high speed, high density, low power, or low cost, CMOS technology finds ubiquitous use in the majority of leading-edge commercial applications. CMOS processes have shrunk, and more automated design tools have become commonplace, leading to far more complex chips operating at much higher speeds than a decade ago. While the basic theory of CMOS design remains unchanged, the emphasis and approach to design have changed. With smaller processes and higher speeds comes an increased emphasis on clocking and power distribution, while with complex chip designs and short time-to-market constraints, less emphasis is now placed on die size and the physical details of chip design. The requirement for higher-quality CMOS chips has also increased the need for good approaches to testing.

This edition was updated with these changes in mind. All chapters have undergone extensive revision, and a new chapter on testing replaces one on symbolic layout. Sections on emerging technologies such as BiCMOS, logic synthesis, and parallel scan testing have been added. The overall emphasis has been to include as much as possible of the engineering (and to some extent, the economic) side of CMOS-system design. The artwork has been completely redone and many new figures have been added. All figures were captured on a CMOS VLSI design system. Thus, where possible, diagrams were checked via simulation or net comparison. The tendency has been to include figures where possible ("a picture is worth a thousand words") to trigger the reader's thinking.

vii

As a text, this book provides students with the necessary background to complete CMOS designs and assess which particular design style to use on a given design, from Field Programmable Gate Arrays to full custom design. For the practicing designer, the book provides an extensive source of reference material that covers contemporary CMOS logic, circuit, design, and processing technology.

In common with the first edition, the text is divided into three main sections. The first deals with basic CMOS logic and circuit design and CMOS processing technology. This includes design issues such as speed, power dissipation, and clocking and subsystem design. The second section deals with design approaches and testing. The final section describes three examples of CMOS module/chip designs to provide working examples of the material presented in the first two parts of the book.

In the eighties, designers struggled with tools, circuit techniques, and technology to build CMOS digital systems that could frequently be mastered by one person. The design issues, for example, related to whether a simulation for a circuit could be done and, if so, how accurately. Or perhaps the success of a project depended on a router or a design-rule checker that could deal with large databases. Today, the technology has moved to a point where, to a first order, the technology always works. Failures in design relate to incomplete specifications, inadequate testing, poor communication between designers in a team, or other issues that are somewhat removed from the detailed engineering that still has to take place. That engineering is supported by well-developed design tools. A significant task to be mastered in today's world (once the basics have been learnt) is to take a specification, turn it into a design, enter the design into a CAD system, test it, have it manufactured, and then be able to ship the product.

Increasingly, CMOS VLSI design is being seen as an ideal medium in which to teach the general digital (and analog) system design principles required in such a design process by introducing such issues as structured design and testing. Coupled with education-based Field Programmable Logic Array tools and prototyping kits, courses can be crafted around the basic principles of CMOS design, such as logic design and delay estimation, and coupled with more advanced topics such as simulation, timing analysis, placement and routing, and testing. With reprogrammable hardware, the concept-to-reality delay is reduced to minutes, and the education dynamics of almost-real-time feedback can only help in the education of tomorrow's system designers. The principles used in these laboratory systems are then applicable, with suitable modifications and information, to real-world products, whether such products employ gate-array, standard-cell, or full-custom CMOS design techniques.

Burlington, Mass.

N. H. E. W.

y background to style to use on a l custom design. source of referuit, design, and

o three main secsign and CMOS peed, power disection deals with aree examples of s of the material

techniques, and antly be mastered whether a simulate. Or perhaps the necker that could to a point where, design relate to nication between moved from the inneering is supo be mastered in a specification, at it, have it man-

ideal medium in esign principles ares as structured I Programmable afted around the delay estimation, timing analysis, le hardware, the acation dynamics on of tomorrow's systems are then real-world prodll, or full-custom

N. H. E. W.

Technical Note: The text was revised using Microsoft Word 4/5 on an Apple Mac II (8Mb RAM, 1.2Gb disk) from a scanned OCR'ed version of the first-edition text. The figures were captured by the author using the TLW NS VLSI design software (developed at Symbolics) with custom Lisp code for specialized EPS output and for capturing SPICE simulation results. The NS design system was run under the Genera operating system on the Mac II, using a Symbolics MacIvory 2 board (2.6 Mwords physical memory, 400Mb of paging space), and a Symbolics XL 1200 Lisp machine. All design work (symbolic layout and schematic capture, net comparison, SPICE, timing and switch simulation, compaction, and timing analysis) dealt with in the book was completed on these machines. In fact, an interesting example of "the wheel of reincarnation" applies: the first edition of the book was used in part to create the Ivory Lisp microprocessor, while the processor was used in turn to create the second edition of the text.

ACKNOWLEDGMENTS

Bruce Edwards, Chris Terman, Jud Leonard, and Brian Ogilvie of TLW, Inc. supplied a number of the circuit designs used in this edition. They also provided comments and encouragement during the rewrite. Kurt Keutzer provided material on logic synthesis. Tom Knight, André DeHon, and Thomas Simon provided material on high-performance CMOS pads. Jim Cherry provided material on timing analyzers. Fred Rosenberger helped with metastability and provided corrections to the first edition. Don MacLennan provided feedback on the section on design economics. The author would like to acknowledge the support of Amihai Miron and that of Philips Laboratories for permission to include the ghost canceller system example in Chapter 9. Analog Devices provided the means to fabricate and test the A/D described in Chapter 9. Diane DeCastro was of assistance in the early stages of this rewrite with OCR support for the capture of the previous text. Bryan Ackland and Ismail Eldumiati of AT&T Bell Labs also provided assistance.

A number of reviewers were instrumental in determining the direction of this revision, and their detailed comments on the first drafts were much appreciated. In particular, the author would like to thank Don Trotter for sharing his course notes and his detailed comments on the first draft. Lex A. Akers, Jonathan Allen, Andreas Andreou, James H. Aylor, Prithvraj Banaerjee, Hans van den Biggelaar, Ray Chen, Willhelm Eggimann, Joseph Ku, Ronald K. Lomax, and John Uyemura also provided valuable feedback.


Finally, the author would like to thank his family—Avril, Melissa, Tammy, and Nicky—for their continued support and their work on the book through the long period it took to complete this revision.

Burlington, Mass.

N. H. E. W.

x PREFACE

KEY TO SCHEMATICS USED IN THIS BOOK



CONTENTS

ollage source

age source

linear voltage source

iurce

ansmission line

open drain port

bidirectional port

unused port

D ncatenating

made up of the signals =A etc.

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
made up of the signals	

PART INTF	PART 1 NTRODUCTION TO CMOS TECHNOLOGY				
nair					
1					
INTR	ODUCTI	ON TO CMOS CIRCUITS	3		
1.1		f History	3		
1.2		Summary	4		
1.3		Fransistors	5		
1.4	MOS	Fransistor Switches	7		
1.5	CMOS	Logic	9		
		The Inverter	9		
	1.5.2	Combinational Logic	10		
		The NAND Gate	11		
	1.5.4	The NOR Gate	13		
	1.5.5		15		
	1.5.6	•	17		
	1.5.7	•	19		
1.6	Circui	t and System Representations	21		
	1.6.1	Behavioral Representation	22		
	1.6.2	Structural Representation	24		

1.6.3 Physical Representation

χi

28

χi	i	CO	NIT	ΕV	IΤς
ΧI		\cup	I VI	⊏⊓	ΗC

1.7	An Ex	ample	30
	1.7.1	Specification	31
	1.7.2	Behavioral Description	31
	1.7.3	Structural Specification	32
	1.7.4	Physical Description	35
	1.7.5	Summary	37
1.8	CMOS	Scorecard	38
1.9	Summ	ary	39
1.10	Refere	nces	39
2			
	TRANSI	STOR THEORY	41
2.1	Introdu		41
۷. ۱	2.1.1	nMOS Enhancement Transistor	43
	2.1.2	pMOS Enhancement Transistor	47
	2.1.3	Threshold Voltage	47
	2.1.3	2.1.3.1 Threshold Voltage Equations	48
	2.1.4	Body Effect	51
2.2		Device Design Equations	51
<i></i>	2.2.1	Basic DC Equations	51
	2.2.2	Second Order Effects	53
	2.2.2	2.2.2.1 Threshold Voltage—Body Effect	54
		2.2.2.2 Subthreshold Region	55
		2.2.2.3 Channel-length Modulation	55
		2.2.2.4 Mobility Variation	56
		2.2.2.5 Fowler-Nordheim Tunneling	57
		2.2.2.6 Drain Punchthrough	57
		2.2.2.7 Impact Ionization—Hot Electrons	57
	2.2.3	MOS Models	58
	2.2.4	Small Signal AC Characteristics	59
2.3	The Co	omplementary CMOS Inverter—DC Characteristics	61
	2.3.1	β_n/β_p Ratio	68
	2.3.2	Noise Margin	69
	2.3.3	The CMOS Inverter as an Amplifier	71
2.4	Static 1	Load MOS Inverters	72
	2.4.1	The Pseudo-nMOS Inverter	73
	2.4.2	Unsaturated Load Inverters	77
	2.4.3		78
	2.4.4	The Cascode Inverter	80
	2.4.5	TTL Interface Inverter	80
2.5	The Di	ifferential Inverter	81
2.6	The Tr	ansmission Gate	86
2.7	The Tr	istate Inverter	91

xiii

20	2.0	Director Devices	91
30	2.8	Bipolar Devices 2.8.1 Diodes	91
31			93
31		2.8.2 Bipolar Transistors 2.8.3 BiCMOS Inverters	96
32	2.0		98
35	2.9	Summary	98
37	2.10	Exercises Agranding SPICE Lavel 3 Model	99
38	2.11	Appendix—SPICE Level 3 Model References	106
39 39	2.12	References	100
39	3		
		PROCESSING TECHNOLOGY	109
41	3.1	Silicon Semiconductor Technology: An Overview	109
41	3.1	3.1.1 Wafer Processing	110
43		3.1.2 Oxidation	111
47		3.1.3 Epitaxy, Deposition, Ion-Implantation, and Diffusion	
47		3.1.4 The Silicon Gate Process	113
48	3.2	Basic CMOS Technology	117
51	5.2	3.2.1 A basic n-well CMOS Process	117
51		3.2.2 The p-well Process	123
51		3.2.3 Twin-Tub Processes	124
53		3.2.4 Silicon On Insulator	125
54	3.3	CMOS Process Enhancements	130
55	5.5	3.3.1 Interconnect	130
55 55		3.3.1.1 Metal Interconnect	130
56		3.3.1.2 Polysilicon/Refractory Metal Interconnect	
57		3.3.1.3 Local Interconnect	133
57		3.3.2 Circuit Elements	134
57		3.3.2.1 Resistors	134
58		3.3.2.2 Capacitors	134
59		3.3.2.3 Electrically Alterable ROM	130
61		3.3.2.4 Bipolar Transistors	136
68		3.3.2.5 Thin-film Transistors	139
69		3.3.3 3-D CMOS	140
71		3.3.4 Summary	14
72	3.4	Layout Design Rules	142
73	5.7	3.4.1 Layer Representations	143
77		3.4.2 CMOS n-well Rules	144
78		3.4.3 Design Rule Backgrounder	150
80		3.4.4 Scribe Line	15:
80		3.4.5 Layer Assignments	15:
81		3.4.6 SOI Rules	150
86		3.4.7 Design Rules—Summary	150
91	3.5	Latchup	150
/1	0.0	- utottap	~~

teristics

xiv CONTENTS

	3.5.1	The Physical Origin of Latchup	156
	3.5.2	Latchup Triggering	158
	3.5.3	Latchup Prevention	160
	3.5.4	Internal Latchup Prevention Techniques	161
	3.5.5	I/O Latchup Prevention	162
3.6	Techno	logy-related CAD Issues	163
	3.6.1	DRC—Spacing and Dimension Checks	164
	3.6.2	Circuit Extraction	166
3.7	Summa	ıry	167
3.8	Exercis	•	167
3.9	Append	dix—An n-well CMOS Technology Process Flow	168
3.10	Referer		172
4			
		RACTERIZATION MANCE ESTIMATION	175
4.1	Introdu		175
4.2		nce Estimation	176
4.2	4.2.1	Resistance of Nonrectangular Regions	178
	4.2.2	Contact and Via Resistance	179
4.3		tance Estimation	180
4.5	4.3.1	MOS-Capacitor Characteristics	180
	4.3.2	MOS Device Capacitances	183
	4.3.3	Diffusion (source/drain) Capacitance	186
	4.3.4	SPICE Modeling of MOS Capacitances	188
	4.3.5	Routing Capacitance	191
	7.5.5	4.3.5.1 Single Wire Capacitance	191
		4.3.5.2 Multiple Conductor Capacitances	192
	4.3.6	Distributed RC Effects	198
	4.3.7	Capacitance Design Guide	202
	4.3.8	Wire Length Design Guide	204
4.4	Inducta		205
4.5		ing Characteristics	207
	4.5.1	Analytic Delay Models	208
		4.5.1.1 Fall Time	208
		4.5.1.2 Rise Time	210
		4.5.1.3 Delay Time	211
	4.5.2	Empirical Delay Models	213
	4.5.3	Gate Delays	214
	4.5.4	Further Delay Topics	216
		4.5.4.1 Input Waveform Slope	216
		4.5.4.2 Input Capacitance	217
		4.5.4.3 Switch-Level RC Models	218

	156		4.5.4.4 Macromodeling	221
	158		4.5.4.5 Body Effect	223
	160		4.5.5 Summary	225
	161	4.6	CMOS-Gate Transistor Sizing	226
	162	7.0	4.6.1 Cascaded Complimentary Inverters	226
	163		4.6.2 Cascaded Pseudo-nMOS Inverters	228
	164		4.6.3 Stage Ratio	229
	166	4.7	Power Dissipation	231
	167	***	4.7.1 Static Dissipation	231
	167		4.7.2 Dynamic Dissipation	233
Flow	168		4.7.3 Short-Circuit Dissipation	235
	172		4.7.4 Total Power Dissipation	236
			4.7.5 Power Economy	237
		4.8	Sizing Routing Conductors	238
	- 1		4.8.1 Power and Ground Bounce	239
			4.8.2 Contact Replication	240
	175	4.9	Charge Sharing	240
	175	4.10	Design Margining	243
	176		4.10.1 Temperature	243
	178		4.10.2 Supply Voltage	244
	179		4.10.3 Process Variation	245
	180		4.10.4 Design Corners	246
	180		4.10.5 Packaging Issues	247
	183		4.10.6 Power and Clock Conductor Sizing	248
	186		4.10.7 Summary	248
	188	4.11	Yield	248
	191	4.12	Reliability	250
	191	4.13	Scaling of MOS Transistor Dimensions	250
	192		4.13.1 Scaling Principles	251
	198		4.13.2 Interconnect-Layer Scaling	253
	202		4.13.3 Scaling in Practice	255
	204	4.14	Summary	255
	205	4.15	Exercises	256
	207	4.16	References	257
	208			
	208	5		
	210			001
	211	CMO	S CIRCUIT AND LOGIC DESIGN	261
	213	5.1	Introduction	261
	214	5.2	CMOS Logic Gate Design	262
	216		5.2.1 Fan-in and Fan-out	264
	216		5.2.2 Typical CMOS NAND and NOR Delays	267
	217		5.2.3 Transistor Sizing	271
	218		5.2.4 Summary	272

xvi CONTENTS

5.3	Basic P	hysical Design of Simple Logic Gates	273
	5.3.1	The Inverter	273
	5.3.2	NAND and NOR gates	278
	5.3.3	Complex Logic Gates Layout	279
	5.3.4	CMOS Standard Cell Design	283
	5.3.5	Gate Array Layout	285
	5.3.6	Sea-of-Gates Layout	286
	5.3.7	General CMOS Logic-Gate Layout Guidelines	287
	5.3.8	Layout Optimization for Performance	290
	5.3.9	Transmission-gate Layout Considerations	291
	5.3.10	2-input Multiplexer	294
5.4		Logic Structures	295
	5.4.1	CMOS Complementary Logic	295
	5,4.2	BiCMOS Logic	297
	5.4.3	Pseudo-nMOS Logic	298
	5.4.4	Dynamic CMOS Logic	301
	5.4.5	Clocked CMOS Logic (C ² MOS)	302
	5.4.6	Pass-transistor Logic	304
	5.4.7	CMOS Domino Logic	308
	5.4.8	NP Domino Logic (Zipper CMOS)	310
	5.4.9	Cascade Voltage Switch Logic (CVSL)	311
	5.4.10	SFPL Logic	314
	5.4.11	Summary	315
5.5		ng Strategies	317
	5.5.1	Clocked Systems	317
	5.5.2	Latches and Registers	318
	5.5.3	System Timing	322
	5.5.4	Setup and Hold Time	323
	5.5.5	Single-phase Memory Structures	325
	5.5.6	Phase Locked Loop Clock Techniques	334
	5.5.7	Metastability and Synchronization Failures	337
	5.5.8	Single-phase Logic Structures	340
	5.5.9	Two-phase Clocking	344
	5.5.10	Two-phase Memory Structures	346
	5.5.11	Two-phase Logic Structures	350
	5.5.12	Four-phase Clocking	351
	5.5.13	Four-phase Memory Structures	352
	5.5.14	Four-phase Logic Structures	353
	5.5.15	Recommended Clocking Approaches	355
	5.5.16	Clock Distribution	356
5.6		uctures	357
	5.6.1	Overall Organization	357
	5.6.2	V_{DD} and V_{SS} Pads	360
	563		360

	273		5.6.4 Input Pads	361
	273		5.6.5 Tristate and Bidirectional Pads	364
	278		5.6.6 Miscellaneous Pads	365
	279		5.6.7 ECL and Low Voltage Swing Pads	367
	283	5.7	Low-power Design	368
	285	5.8	Summary	370
	286	5.9	Exercises	370
lines	287	5.10	References	372
	290			
	291			
	294	-		
	295	PART Z		
	295	SYST	EMS DESIGN AND DESIGN METHODS	S 379
	297			
	298	6		
	301		DECION METHODO	004
	302	CMOS	DESIGN METHODS	381
	304	6.1	Introduction	381
	308	6.2	Design Strategies	382
	310		6.2.1 Introduction	382
	311		6.2.2 Structured Design Strategies	383
	314		6.2.3 Hierarchy	384
	315		6.2.4 Regularity	387
	317		6.2.5 Modularity	387
	317		6.2.6 Locality	389
	318		6.2.7 Summary	391
	322	6.3	CMOS Chip Design Options	391
	323		6.3.1 Programmable Logic	391
	325		6.3.2 Programmable Logic Structures	392
	334		6.3.3 Programmable Interconnect	395
S	337		6.3.4 Reprogrammable Gate Arrays	400
	340		6.3.4.1 The XILINX Programmable Gate	
	344		6.3.4.2 Algotronix	403
	346		6.3.4.3 Concurrent Logic	406
	350		6.3.5 Sea-of-Gate and Gate Array Design	407
	351		6.3.6 Standard-cell Design	413
	352		6.3.6.1 A Typical Standard-cell Library	414
	353		6.3.7 Full-custom Mask Design	417
	355		6.3.8 Symbolic Layout	417
	356		6.3.8.1 Coarse-grid Symbolic Layout	417
	357		6.3.8.2 Gate-matrix Layout	418
	357		6.3.8.3 Sticks Layout and Compaction	420
	360		6.3.8.4 Virtual-grid Symbolic Layout	421
	360		6.3.9 Process Migration—Retargetting Designs	423

xviii CONTENTS

6.4	Design	n Methods	424		
	6.4.1	Behavioral Synthesis	424		
	6.4.2	RTL Synthesis	425		
	6.4.3	Logic Optimization	427		
	6.4.4	Structural-to-Layout Synthesis	431		
		6.4.4.1 Placement	431		
		6.4.4.2 Routing	431		
		6.4.4.3 An Automatic Placement Example	432		
	6.4.5	Layout Synthesis	434		
6.5	Design	n-capture Tools	437		
	6.5.1	HDL Design	437		
	6.5.2	Schematic Design	438		
	6.5.3	Layout Design	438		
	6.5.4	Floorplanning	438		
	6.5.5	Chip Composition	439		
6.6	Design	1 Verification Tools	440		
	6.6.1	Simulation	441		
		6.6.1.1 Circuit-level Simulation	441		
		6.6.1.2 Timing Simulation	442		
		6.6.1.3 Logic-level Simulation	443		
		6.6.1.4 Switch-level Simulation	444		
		6.6.1.5 Mixed-mode Simulators	444		
		6.6.1.6 Summary	445		
	6.6.2	Timing Verifiers	445		
	6.6.3	Network Isomorphism	446		
	6.6.4	Netlist comparison	447		
	6.6.5	Layout Extraction	448		
	6.6.6	Back-Annotation	448		
	6.6.7	Design-rule Verification			
	6.6.8	Pattern Generation	448		
6.7	Design	Economics	449		
	6.7.1	Nonrecurring Engineering Costs (NREs)	450		
		6.7.1.1 Engineering Costs	450		
		6.7.1.2 Prototype Manufacturing Costs	451		
	6.7.2	Recurring Costs	452		
	6.7.3	Fixed Costs	452		
	6.7.4	Schedule	453		
	6.7.5	Personpower	454		
	6.7.6	An Example—Gate-array Productivity	454		
5.8	Data S	heets	456		
	6.8.1	The Summary	456		
	6.8.2	Pinout	456		
	6.8.3	Description of Operation	457		
	6.8.4	DC Specifications	457		

424		6.8.5	AC Specifications	457
424		6.8.6	Package Diagram	458
425	6.9	Summa	ary	458
427	6.10	Exercis	ses	458
431	6.11	Refere	nces	459
431				
431	7			
432				
434	CMOS	S TESTI	NG	465
437	7.1	The No	eed for Testing	465
437		7.1.1	Functionality Tests	466
438		7.1.2	Manufacturing Tests	468
438		7.1.3	A Walk Through the Test Process	456
438	7.2	Manuf	acturing Test Principles	471
439		7.2.1	Fault models	472
440			7.2.1.1 Stuck-At Faults	472
441			7.2.1.2 Short-Circuit and Open-Circuit Faults	473
441		7.2.2	Observability	474
442		7.2.3	Controllability	475
443		7.2.4	Fault Coverage	475
444		7.2.5	Automatic Test Pattern Generation (ATPG)	476
444		7.2.6	Fault Grading and Fault Simulation	481
445		7.2.7	Delay Fault Testing	482
445		7.2.8	Statistical Fault Analysis	483
446		7.2.9	Fault Sampling	484
447	7.3	Design	Strategies for Test	485
448		7.3.1	Design for Testability	485
448		7.3.2	Ad-Hoc Testing	485
448		7.3.3	Scan-Based Test Techniques	489
448			7.3.3.1 Level Sensitive Scan Design (LSSD)	489
449			7.3.3.1 Serial Scan	490
450			7.3.3.2 Partial Serial Scan	493
450			7.3.3.3 Parallel Scan	493
451		7.3.4	Self-Test Techniques	495
452			7.3.4.1 Signature Analysis and BILBO	495
452			7.3.4.2 Memory Self-Test	497
453			7.3.4.3 Iterative Logic Array Testing	498
454		7.3.5	IDDQ Testing	498
454	7.4	Chip-L	evel Test Techniques	498
456		7.4.1	Regular Logic Arrays	499
456		7.4.2	Memories	500
456		7.4.3	Random logic	500
457	7.5		n-Level Test Techniques	500
457		7.5.1	Boundary Scan	500

ole

xx CONTENTS

		7.5.1.1 Introduction	500
		7.5.1.2 The Test Access Port (TAP)	501
		7.5.1.3 The Test Architecture	502
		7.5.1.4 The Tap Controller	502
		7.5.1.5 The Instruction Register (IR)	503
		7.5.1.6 Test-Data Registers (DRs)	504
		7.5.1.7 Boundary Scan Registers	504
	7.5.3	Summary	506
7.6		Design for Improved Testability	506
7.7	Summar		508
7.8	Exercise		508
7.9	Referen		508
8			
	S SUBSY	STEM DESIGN	513
	Introdu		513
8.1		of Operations	513
8.2	8.2.1	Addition/Subtraction	515
	0.2.1	8.2.1.1 Single-Bit Adders	515
		8.2.1.2 Bit-Parallel Adder	517
		8.2.1.3 Bit Serial Adders, Carry-save Addition,	
		and Pipelining	520
		8.2.1.4 Transmission-Gate Adder	524
		8.2.1.5 Carry-Lookahead Adders	526
		8.2.1.6 Carry-Select Adder	532
		8.2.1.7 Conditional-Sum Adder	532
		8.2.1.8 Very Wide Adders	534
		8.2.1.9 Summary	536
	8.2.2	Parity Generators	537
	8.2.2	Comparators	537
	8.2.3	Zero/One Detectors	537
		Binary Counters	539
	8.2.5	8.2.5.1 Asynchronous Counters	539
		8.2.5.2 Synchronous Counters	539
	8,2,6	Boolean Operations—ALUs	541
	8.2.7	Multiplication	542
	0.2.7	8.2.7.1 Array Multiplication	545
		8.2.7.2 Radix-n Multiplication	547
		8.2.7.3 Wallace Tree Multiplication	554
		8.2.7.4 Serial Multiplication	557
	8.2.8	Shifters	560
0.2		ory Elements	563
8.3	8.3.1	Read/Write Memory	564

500	8.3.1.1 RAM	564
501	8.3.1.2 Register Files	580
502	8.3.1.3 FIFOs, LIFOs, SIPOs	582
502	8.3.1.4 Serial-Access Memory	583
503	8.3.2 Read Only Memory	585
504	8.3.3 Content-Addressable Memory	589
504	8.4 Control	590
506	8.4.1 Finite-State Machines	591
506	8.4.1.1 FSM Design Procedure	591
508	8.4.2 Control Logic Implementation	595
508	8.4.2.1 PLA Control Implementation	595
508	8.4.2.2 ROM Control Implementation	602
	8.4.2.3 Multilevel Logic	604
	8.4.2.4 An Example of Control-	
	Logic Implementation	604
513	8.5 Summary	620
513	8.6 Exercises	621
513	8.7 References	622
515		
515		
517	2	
	PART 3	
520	CMOS SYSTEM CASE STUDIES	~~=
520	CIVIOS STSTEINI CASE STODIES	625
524	CINIOS STSTEINI CASE STODIES	625
		625
524 526 532	9	5_5
524 526	9 CMOS SYSTEM DESIGN EXAMPLES	627
524 526 532 532 534	9 CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction	627 627
524 526 532 532 534 536	9 CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller	627 627 628
524 526 532 532 534 536 537	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set	627 627 628 629
524 526 532 532 534 536	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture	627 627 628 629 629
524 526 532 532 534 536 537	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions	627 627 628 629 629 631
524 526 532 532 534 536 537 537 537	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions	627 627 628 629 629 631 633
524 526 532 532 534 536 537 537 537 539 539	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture	627 627 628 629 629 631
524 526 532 532 534 536 537 537 537 539 539	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture 9.2.2.1 Bypassing, Result Forwarding, or	627 628 629 629 631 633 634
524 526 532 532 534 536 537 537 537 539 539 539 541	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture 9.2.2.1 Bypassing, Result Forwarding, or Pass-around	627 628 629 629 631 633 634
524 526 532 532 534 536 537 537 537 539 539	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture 9.2.2.1 Bypassing, Result Forwarding, or Pass-around 9.2.2.2 Conditional Branching	627 628 629 629 631 633 634
524 526 532 532 534 536 537 537 537 539 539 541 542 545	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture 9.2.2.1 Bypassing, Result Forwarding, or Pass-around 9.2.2.2 Conditional Branching 9.2.2.3 Subroutine Call and Return	627 628 629 629 631 633 634 637 638 639
524 526 532 532 534 536 537 537 537 539 539 541 542 545 547	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture 9.2.2.1 Bypassing, Result Forwarding, or Pass-around 9.2.2.2 Conditional Branching 9.2.2.3 Subroutine Call and Return 9.2.2.4 I/O Architecture	627 628 629 629 631 633 634 637 638 639
524 526 532 532 534 536 537 537 537 539 539 541 542 545 547 554	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture 9.2.2.1 Bypassing, Result Forwarding, or Pass-around 9.2.2.2 Conditional Branching 9.2.2.3 Subroutine Call and Return 9.2.2.4 I/O Architecture 9.2.3 Major Logic Blocks	627 628 629 629 631 633 634 637 638 639 640
524 526 532 532 534 536 537 537 537 539 539 541 542 545 547 554 557	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture 9.2.2.1 Bypassing, Result Forwarding, or Pass-around 9.2.2.2 Conditional Branching 9.2.2.3 Subroutine Call and Return 9.2.2.4 I/O Architecture 9.2.3 Major Logic Blocks 9.2.3.1 ALU_DP	627 628 629 629 631 633 634 637 638 639 640 640
524 526 532 532 534 536 537 537 537 539 539 541 542 545 547 554 557 560	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture 9.2.2.1 Bypassing, Result Forwarding, or Pass-around 9.2.2.2 Conditional Branching 9.2.2.3 Subroutine Call and Return 9.2.2.4 I/O Architecture 9.2.3 Major Logic Blocks 9.2.3.1 ALU_DP 9.2.3.2 Register File	627 628 629 629 631 633 634 637 638 639 640 640 651
524 526 532 532 534 536 537 537 537 539 539 541 542 545 547 554 557	CMOS SYSTEM DESIGN EXAMPLES 9.1 Introduction 9.2 A Core RISC Microcontroller 9.2.1 Instruction Set 9.2.1.1 Address Architecture 9.2.1.2 ALU Class Instructions 9.2.1.3 Control Transfer Instructions 9.2.2 Pipeline Architecture 9.2.2.1 Bypassing, Result Forwarding, or Pass-around 9.2.2.2 Conditional Branching 9.2.2.3 Subroutine Call and Return 9.2.2.4 I/O Architecture 9.2.3 Major Logic Blocks 9.2.3.1 ALU_DP	627 628 629 629 631 633 634 637 638 639 640 640

ldition,

xxii CONTENTS

		9.2.3.5 Instruction Pipe	656	
		9.2.3.6 Control Logic	658	
	0.2.4	Layout	663	
	9.2.4	9.2.4.1 Datapath Floorplans	666	
	0.2.5	Functional Verification and Testing	669	
	9.2.5	cho Canceller	672	
9.3		Ghost Cancellation	672	
	9.3.1	FIR and IIR filters	674	
	9.3.2 9.3.3	System Architecture	676	
	9.3.3	Chip Architecture	677	
	9.3.4	9.3.4.1 Filter Considerations	677	
		9.3.4.2 Chip Overview	678	
	9,3.5	Submodules	680 680	
	7.3.3	9.3.5.1 Filter Taps	685	
		o 2.5.2 Dolov Lines	685	
		9.3.5.3 Phase-locked Loop- and Clock-generation	689	
		9.3.5.4 Peripheral Processing	689	
	9.3.6	Power Distribution	690	
	9.3.7	Chip Floorplan	692	
	9.3.8	Testing and Verification	694	
	9.3.9	Summary	694	
9.4		t Flash A/D	694	
7.1	9.4.1	Introduction	695	
	9.4.2	Basic Architecture	696	
	9.4.3	Resistor String	696	
	9.4.4	The Comparator	698	
	9.4.5	Thermometer Code Logic	698	
	9.4.6	Floorplan and Layout	701	
	9.4.7	Summary	701	
9.5	Sumi		701	
9.6	Exer	cises	702	
9.7	References			
			703	
	IND	EX		

!9 transfer

s, 415

on

twin-well CMOS process, 124-125 two phase clock generator, 349 phase clocking, 344 phase dynamic registers, 347 two-level minimization, 428 unsaturated load inverters, 77-78 region, 45

UV light, 113 UV-PROM, 394

 V_{SS} , 7

 V_{SS} contact, 123, 152

V_{BE}, 93 VCDL, 336 *V_{CE}*, 93 VCO, 334, 687 V_{DD} , 7 V_{DD} and V_{SS} pads, 360 contact, 123, 152 VHDL, 425 via construction, 131 resistance, 179 rules, 154 via2 rules, 154 ViaLink, 396 V_{IH} , 70 V_{IL} , 70 virtual-grid symbolic-layout, 421,434 VJ - SPICE MOS model parameter, 190 $V_{OH}, 70 \ V_{OL}, 70$ voltage controlled delay line VCDL, controlled oscillator, VCO 687 regulator, 296 voltage-controlled oscillator, 334

wafer, 110 wafer processing, 109-110 waiver-design rule, 142 Wallace tree multiplication, 554 Wanlass, Frank, 3 wave pipelining, 324 weak 0, 8 1, 8 division, 428 weak-feedback inverter, 326 Weimer, P.K., 3 well contacts, 123 resistance, 157 ties, 123 white space, 288 wide adders, 534 wire length design guide, 204 work function, 49 worst-power corner, 246 worst-speed corner, 246

XC3000, 400 XC4000, 401 XILINX, 400 XNOR, gate 282, 304, 305, 658 XOR, 312, 525, 540

Y chart, 382 yield, 248 Yorktown Silicon Compiler, 425

zero and negate, 646 detect, 647 zero/one detectors, 537 Zipper CMOS, 310



PRINCIPLES OF CMOS VLSI DESIGN:

A Systems Perspective SECOND EDITION

Neil H. E. Weste and Kamran Eshraghian

This popular introduction to CMOS VLSI design has been revised extensively to reflect changes in the technology and trends in the industry. Covering CMOS design from a digital systems level to the circuit level, and providing a background in CMOS processing technology, the book includes both an explanation of basic theory and a guide to good engineering practice. The material is of use to designers employing gate array, standard cell, or custom design approaches.

Since the first edition appeared, CMOS technology has assumed a central position in modern electronic system design. Processes have grown denser, and automated design tools have become common, leading to far more complex chips operating at much higher speeds. With these advances, CMOS design approaches have changed, reflected here in greater emphasis on clocking, power distribution, design margining, and testing.

FEATURES

- New chapter devoted to testing;
- New sections cover emerging technologies, such as BiCMOS, logic synthesis, and parallel scan testing;
- Numerous and detailed examples—from basic gates to subsystems to chips—illustrate design concepts and methods;
- Extensive artwork, completely revised and expanded, depicting CMOS schematics, simulation waveforms, and layouts.

Whether the reader is first learning CMOS system design or looking for a comprehensive reference on contemporary CMOS technology, this book will be both appropriate and valuable.

Neil H. E. Weste is President of TLW, Inc., a VLSI engineering company in Burlington, MA. Previously, he was Director of VLSI Systems at Symbolics, Inc., where he led the team that developed the Ivory Lisp microprocessor. Earlier, he worked at AT&T Bell Laboratories. Kamran Eshraghian is Associate Professor and Director of the Center for Gallium Arsenide VLSI Technology at the University of Adelaide, South Australia. He was affiliated previously with Philips Research.

ADDISON WEST BY PUBLISHING COMPANY



