int_{el}.

MCS[®] 51 MICROCONTROLLER FAMILY USER'S MANUAL

ORDER NO.: 272383-002 FEBRUARY 1994

Page 1 of 22

ſ

and a

HUH

THE OWNER WHEN

antice of

A COLUMN

and a

MILLI

NAME OF TAXABLE PARTY.

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

MDS is an ordering code only and is not used as a product name or trademark of Intel Corporation.

Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.

*Other brands and names are the property of their respective owners.

Additional copies of this document or other Intel literature may be obtained from:

Intel Corporation Literature Sales P.O. Box 7641 Mt. Prospect, IL 60056-7641 or call 1-800-879-4683

p-INTEL CORPORATION, 1993

MCS® 51 MICROCONTROLLER FAMILY USER'S MANUAL

CONTENTS

ii

PAGE

CHAPTER 1 MCS 51 Family of Microcontrollers Architectural Overview1-1
CHAPTER 2
MCS 51 Programmer's Guide and Instruction Set2-1
CHAPTER 3
8051, 8052 and 80C51 Hardware Description3-1
CHAPTER 4
8XC52/54/58 Hardware Description4-1
CHAPTER 5
8XC51FX Hardware Description5-1
CHAPTER 6
87C51GB Hardware Description6-1
CHAPTER 7
83C152 Hardware Description7-1

Page 3 of 22

intel.

Contract of

annun.

Summer of

The second

111124

-

INTRODUCTION

The 8051 is the original member of the MCS®-51 family, and is the core for all MCS-51 devices. The features of the 8051 core are:

- · 8-bit CPU optimized for control applications
- Extensive Boolean processing (single-bit logic) capabilities
- 64K Program Memory address space
- 64K Data Memory address space
- 4K bytes of on-chip Program Memory
- 128 bytes of on-chip Data RAM
- · 32 bidirectional and individually addressable I/O lines
- Two 16-bit timer/counters
- Full duplex UART
- 6-source/5-vector interrupt structure with two priority levels
- · On-chip clock oscillator

The basic architectural structure of this 8051 core is shown in Figure 1.



Figure 1. Block Diagram of the 8051 Core





Figure 2. MCS®-51 Memory Structure

CHMOS Devices

intel.

Functionally, the CHMOS devices (designated with "C" in the middle of the device name) are all fully compatible with the 8051, but being CMOS, draw less current than an HMOS counterpart. To further exploit the power savings available in CMOS circuitry, two reduced power modes are added:

- Software-invoked Idle Mode, during which the CPU is turned off while the RAM and other on-chip peripherals continue operating. In this mode, current draw is reduced to about 15% of the current drawn when the device is fully active.
- Software-invoked Power Down Mode, during which all on-chip activities are suspended. The on-chip RAM continues to hold its data. In this mode the device typically draws less than 10 µA.

Although the 80C51BH is functionally compatible with its HMOS counterpart, specific differences between the two types of devices must be considered in the design of an application circuit if one wishes to ensure complete interchangeability between the HMOS and CHMOS devices. These considerations are discussed in the Application Note AP-252, "Designing with the 80C51BH".

For more information on the individual devices and features listed in Table 1, refer to the Hardware Descriptions and Data Sheets of the specific device.

MEMORY ORGANIZATION IN MCS®-51 DEVICES

Logical Separation of Program and Data Memory

All MCS-51 devices have separate address spaces for Program and Data Memory, as shown in Figure 2. The logical separation of Program and Data Memory allows the Data Memory to be accessed by 8-bit addresses, which can be more quickly stored and manipulated by an 8-bit CPU. Nevertheless, 16-bit Data Memory addresses can also be generated through the DPTR register.

Program Memory can only be read, not written to. There can be up to 64K bytes of Program Memory. In the ROM and EPROM versions of these devices the lowest 4K, 8K or 16K bytes of Program Memory are provided on-chip. Refer to Table 1 for the amount of on-chip ROM (or EPROM) on each device. In the ROMless versions all Program Memory is external. The read strobe for external Program Memory is the signal PSEN (Program Store Enable).

MCS®-51 ARCHITECTURAL OVERVIEW

Data Memory occupies a separate address space from Program Memory. Up to 64K bytes of external RAM can be addressed in the external Data Memory space. The CPU generates read and write signals, RD and WR, as needed during external Data Memory accesses.

External Program Memory and external Data Memory may be combined if desired by applying the \overline{RD} and \overline{PSEN} signals to the inputs of an AND gate and using the output of the gate as the read strobe to the external Program/Data memory.

Program Memory

intal.

Figure 3 shows a map of the lower part of the Program Memory. After reset, the CPU begins execution from location 0000H.

As shown in Figure 3, each interrupt is assigned a fixed location in Program Memory. The interrupt causes the CPU to jump to that location, where it commences execution of the service routine. External Interrupt 0, for example, is assigned to location 0003H. If External Interrupt 0 is going to be used, its service routine must begin at location 0003H. If the interrupt is not going to be used, its service location is available as general purpose Program Memory.





The interrupt service locations are spaced at 8-byte intervals: 0003H for External Interrupt 0, 000BH for Timer 0, 0013H for External Interrupt 1, 001BH for Timer 1, etc. If an interrupt service routine is short enough (as is often the case in control applications), it can reside entirely within that 8-byte interval. Longer service routines can use a jump instruction to skip over subsequent interrupt locations, if other interrupts are in use. The lowest 4K (or 8K or 16K) bytes of Program Memory can be either in the on-chip ROM or in an external ROM. This selection is made by strapping the \overline{EA} (External Access) pin to either V_{CC} or V_{SS} .

In the 4K byte ROM devices, if the \overline{EA} pin is strapped to V_{CC}, then program fetches to addresses 0000H through 0FFFH are directed to the internal ROM. Program fetches to addresses 1000H through FFFFH are directed to external ROM.

In the 8K byte ROM devices, $\overline{EA} = V_{CC}$ selects addresses 0000H through 1FFFH to be internal, and addresses 2000H through FFFFH to be external.

In the 16K byte ROM devices, $\overline{EA} = V_{CC}$ selects addresses 0000H through 3FFFH to be internal, and addresses 4000H through FFFFH to be external.

If the \overline{EA} pin is strapped to V_{SS}, then all program fetches are directed to external ROM. The ROMless parts must have this pin externally strapped to V_{SS} to enable them to execute properly.

The read strobe to external ROM, PSEN, is used for all external program fetches. PSEN is not activated for internal program fetches.



Figure 4. Executing from External Program Memory

The hardware configuration for external program execution is shown in Figure 4. Note that 16 I/O lines (Ports 0 and 2) are dedicated to bus functions during external Program Memory fetches. Port 0 (P0 in Figure 4) serves as a multiplexed address/data bus. It emits the low byte of the Program Counter (PCL) as an address, and then goes into a float state awaiting the arrival of the code byte from the Program Memory. During the time that the low byte of the Program Counter is valid on P0, the signal ALE (Address Latch Enable) clocks this byte into an address latch. Meanwhile, Port 2 (P2 in Figure 4) emits the high byte of the Program Counter (PCH). Then PSEN strobes the EPROM and the code byte is read into the microcontroller.

Program Memory addresses are always 16 bits wide, even though the actual amount of Program Memory used may be less than 64K bytes. External program execution sacrifices two of the 8-bit ports, P0 and P2, to the function of addressing the Program Memory.

Data Memory

The right half of Figure 2 shows the internal and external Data Memory spaces available to the MCS-51 user.

Figure 5 shows a hardware configuration for accessing up to 2K bytes of external RAM. The CPU in this case is executing from internal ROM. Port 0 serves as a multiplexed address/data bus to the RAM, and 3 lines of Port 2 are being used to page the RAM. The CPU generates RD and WR signals as needed during external RAM accesses.



Figure 5. Accessing External Data Memory. If the Program Memory is Internal, the Other Bits of P2 are Available as I/O.

There can be up to 64K bytes of external Data Memory. External Data Memory addresses can be either 1 or 2 bytes wide. One-byte addresses are often used in conjunction with one or more other I/O lines to page the RAM, as shown in Figure 5. Two-byte addresses can also be used, in which case the high address byte is emitted at Port 2.



Figure 6. Internal Data Memory

Internal Data Memory is mapped in Figure 6. The memory space is shown divided into three blocks, which are generally referred to as the Lower 128, the Upper 128, and SFR space.

Internal Data Memory addresses are always one byte wide, which implies an address space of only 256 bytes. However, the addressing modes for internal RAM can in fact accommodate 384 bytes, using a simple trick. Direct addresses higher than 7FH access one memory space, and indirect addresses higher than 7FH access a different memory space. Thus Figure 6 shows the Upper 128 and SFR space cocupying the same block of addresses, 80H through FFH, although they are physically separate entities.



Figure 7. The Lower 128 Bytes of Internal RAM

The Lower 128 bytes of RAM are present in all MCS-51 devices as mapped in Figure 7. The lowest 32 bytes are grouped into 4 banks of 8 registers. Program instructions call out these registers as R0 through R7. Two bits in the Program Status Word (PSW) select which register bank is in use. This allows more efficient use of code space, since register instructions are shorter than instructions that use direct addressing.



Figure 8. The Upper 128 Bytes of Internal RAM



MCS®-51 ARCHITECTURAL OVERVIEW



Figure 10. PSW (Program Status Word) Register in MCS®-51 Devices

The next 16 bytes above the register banks form a block of bit-addressable memory space. The MCS-51 instruction set includes a wide selection of single-bit instructions, and the 128 bits in this area can be directly addressed by these instructions. The bit addresses in this area are 00H through 7FH.

All of the bytes in the Lower 128 can be accessed by either direct or indirect addressing. The Upper 128 (Figure 8) can only be accessed by indirect addressing. The Upper 128 bytes of RAM are not implemented in the 8051, but are in the devices with 256 bytes of RAM. (See Table 1).

Figure 9 gives a brief look at the Special Function Register (SFR) space. SFRs include the Port latches, timers, peripheral controls, etc. These registers can only be accessed by direct addressing. In general, all MCS-51 microcontrollers have the same SFRs as the 8051, and at the same addresses in SFR space. However, enhancements to the 8051 have additional SFRs that are not present in the 8051, nor perhaps in other proliferations of the family.



Figure 9. SFR Space

Sixteen addresses in SFR space are both byte- and bitaddressable. The bit-addressable SFRs are those whose address ends in 000B. The bit addresses in this area are 80H through FFH.

THE MCS®-51 INSTRUCTION SET

All members of the MCS-51 family execute the same instruction set. The MCS-51 instruction set is optimized for 8-bit control applications. It provides a variety of fast addressing modes for accessing the internal RAM to facilitate byte operations on small data structures. The instruction set provides extensive support for one-bit variables as a separate data type, allowing direct bit manipulation in control and logic systems that require Boolean processing.

An overview of the MCS-51 instruction set is presented below, with a brief description of how certain instructions might be used. References to "the assembler" in this discussion are to Intel's MCS-51 Macro Assembler, ASM51. More detailed information on the instruction set can be found in the MCS-51 Macro Assembler User's Guide (Order No. 9800937 for ISIS Systems, Order No. 122752 for DOS Systems).

Program Status Word

The Program Status Word (PSW) contains several status bits that reflect the current state of the CPU. The PSW, shown in Figure 10, resides in SFR space. It contains the Carry bit, the Auxiliary Carry (for BCD operations), the two register bank select bits, the Overflow flag, a Parity bit, and two user-definable status flags.

The Carry bit, other than serving the functions of a Carry bit in arithmetic operations, also serves as the "Accumulator" for a number of Boolean operations.

MCS®-51 ARCHITECTURAL OVERVIEW

Examples of how to drive the clock with an external oscillator are shown in Figure 14. Note that in the HMOS devices (8051, etc.) the signal at the XTAL2 pin actually drives the internal clock generator. In the CHMOS devices (80C51BH, etc.) the signal at the XTAL1 pin drives the internal clock generator. If only one pin is going to be driven with the external oscillator signal, make sure it is the right pin.

The internal clock generator defines the sequence of states that make up the MCS-51 machine cycle.

Machine Cycles

A machine cycle consists of a sequence of 6 states, numbered S1 through S6. Each state time lasts for two oscillator periods. Thus a machine cycle takes 12 oscillator periods or 1 μ s if the oscillator frequency is 12 MHz.

Each state is divided into a Phase 1 half and a Phase 2 half. Figure 15 shows the fetch/execute sequences in



Figure 15. State Sequences in MCS®-51 Devices

1-18

intel.

states and phases for various kinds of instructions. Normally two program fetches are generated during each machine cycle, even if the instruction being executed doesn't require it. If the instruction being executed doesn't need more code bytes, the CPU simply ignores the extra fetch, and the Program Counter is not incremented.

intəl.

Execution of a one-cycle instruction (Figure 15A and B) begins during State 1 of the machine cycle, when the opcode is latched into the Instruction Register. A second fetch occurs during S4 of the same machine cycle. Execution is complete at the end of State 6 of this machine cycle.

The MOVX instructions take two machine cycles to execute. No program fetch is generated during the second cycle of a MOVX instruction. This is the only time program fetches are skipped. The fetch/execute sequence for MOVX instructions is shown in Figure 15(D). The fetch/execute sequences are the same whether the Program Memory is internal or external to the chip. Execution times do not depend on whether the Program Memory is internal or external.

Figure 16 shows the signals and timing involved in program fetches when the Program Memory is external. If Program Memory is external, then the Program Memory read strobe **PSEN** is normally activated twice per machine cycle, as shown in Figure 16(A).

If an access to external Data Memory occurs, as shown in Figure 16(B), two PSENs are skipped, because the address and data bus are being used for the Data Memory access.

Note that a Data Memory bus cycle takes twice as much time as a Program Memory bus cycle. Figure 16 shows the relative timing of the addresses being emitted at Ports 0 and 2, and of ALE and PSEN. ALE is used to latch the low address byte from P0 into the address latch.



Figure 16. Bus Cycles in MCS®-51 Devices Executing from External Program Memory

intel.

MCS®-51 ARCHITECTURAL OVERVIEW

When the CPU is executing from internal Program Mcmory, <u>FSEN</u> is not activated, and program addresses are not emitted. However, ALE continues to be activated twice per machine cycle and so is available as a clock output signal. Note, however, that one ALE is skipped during the execution of the MOVX instruction.

Interrupt Structure

The 8051 core provides 5 interrupt sources: 2 external interrupts, 2 timer interrupts, and the serial port interrupt. What follows is an overview of the interrupt structure for the 8051. Other MCS-51 devices have additional interrupt sources and vectors as shown in Table 1. Refer to the appropriate chapters on other device es for further information on their interrupts.

INTERRUPT ENABLES

Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the SFR

	E		(LSB) ES ETI EXI ETO EXO
ł		= 1 enables = 0 disables	i the interrupt. s it.
	Symbol	Position	Function
	EA	IE.7	disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
	_	E.6	reserved*
1	-	IE.5	*bevrees
1	ES	IE.4	Serial Port Interrupt enable bit.
t	ET1	1E.3	Timer 1 Overflow Interrupt enable bit.
1	EX1	E.2	External Interrupt 1 enable bit.
	ET0	IE1	Timer 0 Overflow Interrupt anable bit.
1	EX0	IE.0	External Interrupt 0 enable bit.
	*These re	served bits a	re used in other MCS-51 devices.

Figure 17. IE (Interrupt Enable) Register in the 8051 named IE (Interrupt Enable). This register also contains a global disable bit, which can be cleared to disable all interrupts at once. Figure 17 shows the IE register for the 8051.

INTERRUPT PRIORITIES

Each interrupt source can also be individually programmed to one of two priority levels by setting or clearing a bit in the SFR named IP (Interrupt Priority). Figure 18 shows the IP register in the 8051.

A low-priority interrupt can be interrupted by a highpriority interrupt, but not by another low-priority interrupt. A high-priority interrupt can't be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence. Figure 19 shows, for the 8051, how the IE and IP registers and the polling sequence work to determine which if any interrupt will be serviced.

Priority bit	MSB) 	
Symbol	Position	Function
-	IP.7	reserved*
	IP.6	reserved*
	IP.5	reserved*
PS	IP.4	Serial Port interrupt priority bit.
PT1	IP.3	Timer 1 interrupt priority bit.
PX1	IP.2	External Interrupt 1 priority bit.
PTO	IP.1	Timer 0 interrupt priority bit.
PX0	1P.0	External Interrupt 0 priority bit.
*Those re	served hits a	a used in other MCS-51 devices

Figure 18. IP (Interrupt Priority) Register in the 8051

intel. MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

The information presented in this chapter is collected from the MCS®-51 Architectural Overview and the Hardware Description of the 8051, 8052 and 80C51 chapters of this book. The material has been selected and rearranged to form a quick and convenient reference for the programmers of the MCS-51. This guide pertains specifically to the 8051, 8052 and 80C51.

MEMORY ORGANIZATION

PROGRAM MEMORY

.

The 8051 has separate address spaces for Program Memory and Data Memory. The Program Memory can be up to 64K bytes long. The lower 4K (8K for the 8052) may reside on-chip.

Figure 1 shows a map of the 8051 program memory, and Figure 2 shows a map of the 8052 program memory.





int_el.

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

M	nemonic	Description	Byte	Oscillator Period	Mn	emonic	Description	Byte	Oscillate Period
		TIONO (Casting	1	1.01100	LOGIC	L OPERATIO	ONS (Continued)		
	IMETIC OPER/ DPTR	ATIONS (Continued Increment Data	1	24	RL	A	Rotate	1	12
NG		Pointer	-				Accumulator Left		
		Multiply A & B	1	48	RLC	A	Rotate	1	12
JUL		Divide A by B	1	48			Accumulator Left		
VIC			1	12			through the Carry		
DA		Decimal Adjust			BB	A	Rotate	1	12
		Accumulator					Accumulator		
	CAL OPERATI	ONS	1	12			Right		
ANL	A,Rn	AND Register to	•	12	RRC	A	Rotate	1	12
		Accumulator		12	The	~	Accumulator		
ANL	A, direct	AND direct byte	2	12			Right through		
		to Accumulator					the Carry		
ANL	A.@Ri	AND indirect	1	12			Swap nibbles	1	12
		RAM to			SWAP	A	within the		
		Accumulator							
	A,#data	AND immediate	2	12			Accumulator		
	,,,, , Guia	data to				TRANSFER		a	12
		Accumulator			MOV	A,Rn	Move	1	12
	direct,A	AND Accumulator	2	12			register to		
ANL	direct,A	to direct byte	-				Accumulator		
			3	24	MOV	A, direct	Move direct	2	12
ANL	direct, # data	AND immediate	5	24			byte to		
		data to direct byte	1	12			Accumulator		
ORL	A,Rn	OR register to		·*	MOV	A,@Ri	Move indirect	1	12
		Accumulator	_	12	1	14011	RAM to		
ORL	A, direct	OR direct byte to	2	12			Accumulator		
		Accumulator			MOV	A,#data	Move	2	12
ORL	A,@Ri	OR indirect RAM	1	12	MOV	A, # data	immediate	~	
		to Accumulator			- 1		data to		
OBL	A, #data	OR immediate	2	12					
		data to		1			Accumulator	1	12
		Accumulator			MOV	Rn,A	Move	- 22	12
OBI	direct,A	OR Accumulator	2	12			Accumulator		
One	dirocqri	to direct byte					to register		
	direct, # data		3	24	MOV	Rn, direct	Move direct	2	24
OHL	direct, + data	data to direct byte					byte to		
	1.0-	Exclusive-OR	1	12			register		
XRL	A,Rn		•		MOV	Rn, #data	Move	2	12
		register to		1			immediate data		
		Accumulator	2	12			to register		
XRL	A,direct	Exclusive-OR	-	"-	MOV	direct,A	Move	2	12
		direct byte to			1.001	on order t	Accumulator		
		Accumulator	- 3	10			to direct byte		
XRL	. A,@Ri	Exclusive-OR	1	12	MOV	direct.Rn	Move register	2	24
		indirect RAM to		1	1.01		to direct byte		
1		Accumulator	~		MOV	direct, direct		3	2
XRI	A,#data	Exclusive-OR	2	12	MOV	unecçunec			_
		immediate data to	>				byte to direct	2	2
		Accumulator			MOV	direct,@Ri	Move indirect	2	2
YPI	direct,A	Exclusive-OH	2	12			RAM to		
1,~"		Accumulator to					direct byte	_	-
		direct byte			MOV	direct, # da		3	2
			3	24			immediate data	L	
1 XRI	direct, #data	immediate data	~				to direct byte		
1				1	MOV	@Ri,A	Move	1	1
1		to direct byte	1	12			Accumulator to		
CLI	R A	Clear	1	14			indirect RAM		
		Accumulator					yrighted ©Intel Co	morati	00 1980
000	LA	Complement	1	12	i Alimi	nemonics cod	yngnted Sintel Co	rporati	0111000

int_el.

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

Table 10. 8051 Instruction Set Summary (Continued)

I	Mnemonic	Description	Byte	Oscillator Period	Mne	monic	Description	Byte	Oscilla Perio			
DATA	TRANSFER (Con	tinued)			BOOLE	AN VARI	ABLE MANIPULATK	ON				
MOV	@Ri,direct	Move direct	2	24	CLR	С	Clear Carry	1	12			
		byte to			CLR	bit	Clear direct bit	2	12			
		indirect RAM			SETB	C	Set Carry	1	12			
MOV	@Ri,#data	Move	2	12	SETB	bit	Set direct bit	2	12			
		immediate	-		CPL	c	Complement	ĩ	12			
		data to				-	Carry	·				
		indirect RAM			CPL	bit	Complement	2	12			
MOV	DPTR.#data16		3	24	1.5	211	direct bit	-	12			
		Pointer with a	-		ANL	C,bit	AND direct bit	2	24			
		16-bit constant				0,011	to CARRY	-	24			
MOVC	A,@A+DPTR	Move Code	1	24	ANL	C./bit	AND complement	2	24			
		byte relative to	•		1	0,7 011	of direct bit	-	24			
		DPTR to Acc					to Carry					
MOVC	A,@A+PC	Move Code	1	24	ORL	C.bit	OR direct bit	2	24			
		byte relative to	<u>61</u>	- 1		e part	to Carry	-	24			
		PC to Acc			OBL	C,/bit	OR complement	2	24			
NOVX	A.@Ri	Move	1	24		wyr ant	of direct bit	-	24			
		External	25				to Carry					
		FAM (8-bit			MOV	C,bit	Move direct bit	2	12			
		addr) to Acc				0,011	to Carry	~	12			
NOVX	A.@DPTR	Move	1	24	MOV	bit,C	Move Carry to	2	24			
	i i contra	External			1.01	0140	direct bit	2	24			
		RAM (16-bit			JC	rel	Jump if Carry	2	24			
		addr) to Acc			1.00		is set	-	24			
IOVX	@Ri.A	Move Acc to	1	24	JNC	rei	Jump if Carry	2	24			
		External RAM					not set	-				
		(8-bit addr)			JB	bit,re!	Jump if direct	з	24			
XVON	@DPTR.A	Move Acc to	1	24	1	214.01	Bit is set	°.				
		External RAM			JNB	bit,rel	Jump if direct	3	24			
		(16-bit addr)					Bit is Not set	•				
USH	direct	Push direct	2	24	JBC	bit,rel	Jump if direct	з	24			
		byte onto					Bit is set &	•				
		stack					clear bit					
OP	direct	Pop direct	2	24	PROGR							
		byte from			ACALL			2	24			
		stack					Subroutine	_	_ ,			
CH	A,Rn	Exchange	1	12			Call					
		register with			LCALL	addr16	Long	з	24			
		Accumulator					Subroutine		- /			
CH	A,direct	Exchange	2	12			Call					
		direct byte			RET		Return from	1	24			
άr.		with					Subroutine	-				
		Accumulator			RETI		Return from	1	24			
CH		Exchange	1	12			interrupt					
		indirect RAM			AJMP	addr11	Absolute	2	24			
		with					Jump	-	,			
		Accumulator			LJMP	addr16	Long Jump	3	24			
CHD		Exchange low-	1	12	SJMP	rel	Short Jump	2	24			
		order Digit	1.4				(relative addr)	-	24			
		indirect RAM					vrighted ©Intel Corp					

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

MOV <dest-byte>,<src-byte>

intel.

MOV <dest-byte< th=""><th>e>,<src-byte></src-byte></th></dest-byte<>	e>, <src-byte></src-byte>					
Function:	Move byte variable					
Description:	The byte variable indicated by the second operand is copied into the location specified by the first operand. The source byte is not affected. No other register or flag is affected.					
	This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are allowed.					
Example:	Internal RAM location 30H holds 40H. The value of RAM location 40H is 10H. The data present at input port 1 is 11001010B (OCAH).					
	MOV $R0, # 30H$; $R0 < = 30H$ MOV $A, @R0$; $A < = 40H$ MOV $R1,A$; $R1 < = 40H$ MOV $B,@R1$; $B < = 10H$ MOV @R1,P1 ;RAM (40H) <= 0CAH					
	leaves the value 30H in register 0, 40H in both the Accumulator and register 1, 10H in register B, and 0CAH (11001010B) both in RAM location 40H and output on port 2.					
MOV A,Rn						
Bytes:	1 .					
Cycles:	1					
Encoding:	1110 1rrr					
Operation:	$\begin{array}{l} \text{MOV} \\ \text{(A)} \longleftarrow (\text{Rn}) \end{array}$					
•MOV A,direct						
Bytes:	2					
Cycles:	1					
Encoding:	1 1 1 0 0 1 0 1 direct address					

MOV A, ACC is not a valid instruction.

Operation:

MOV (A) ← (direct)

int_el.

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

ANION I

ANNO-

1

1

E

THIN!

MOV direct,A		
Bytes:	2	
Cycles:	1	
c) lies		
Encoding:	1 1 1 1 0 1 0 1 direct address	
Operation:	$\begin{array}{l} \text{MOV} \\ \text{(direct)} \longleftarrow (\text{A}) \end{array}$	
MOV direct,Rn		
Bytes:	2	
Cycles:	2	
Encoding:	1000 1 r r r direct address	
Operation:	$MOV \\ (direct) \longleftarrow (Rn)$	
MOV direct,dired	ct	
Bytes:	3	
Cycles:	2	
Encoding:	1000 0101 dir. addr. (src)	dir. addr. (dest)
Operation:	MOV (direct) ← (direct)	200 41
MOV direct,@Ri		
Bytes:	2	201
Cycles:	2	
Encoding:	1 0 0 0 0 1 1 i direct addr.	
Operation:	$\begin{array}{l} \text{MOV} \\ \text{(direct)} \longleftarrow ((\text{Ri})) \end{array}$	
MOV direct,#da	ta	
Bytes:	3	
Cycles:	2	
Encoding:	0 1 1 1 0 1 0 1 direct address	immediate data
Operation:	MOV (direct) ← #data	

intel.

1

1

19

(Provide

ALLEY OF

100

and the second s

Netton

TENNE

-

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

MOV @Ri,A	
Bytes:	1
Cycles:	1
Encoding:	1111 0111
Operation:	$\begin{array}{l} MOV \\ ((Ri)) \leftarrow (A) \end{array}$
MOV @Ri,direct	
Bytes:	2
Cycles:	2
Encoding:	1010 011i direct addr.
Operation:	$\begin{array}{l} \text{MOV} \\ ((\text{Ri})) \longleftarrow (\text{direct}) \end{array}$
MOV @Ri,#data	
Bytes:	2
Cycles:	1
Encoding:	0 1 1 1 0 1 1 i immediate data
Operation:	MOV ((RI)) ← #data
MOV <dest-bit< th=""><th>>,<src-bit></src-bit></th></dest-bit<>	>, <src-bit></src-bit>
Function:	Move bit data
Description:	The Boolean variable indicated by the second operand is copied into the location specified by the first operand. One of the operands must be the carry flag; the other may be any directly addressable bit. No other register or flag is affected.
Example:	The carry flag is originally set. The data present at input Port 3 is 11000101B. The data previously written to output Port 1 is 35H (00110101B).
).	MOV P1.3,C MOV C,P3.3 MOV P1.2,C
	will leave the carry cleared and change Port 1 to 39H (00111001B).
	a

.

Mark.

CALL NO.

Function:	Move External
Description:	The MOVX instructions transfer data between the Accumulator and a byte of external dat memory, hence the "X" appended to MOV. There are two types of instructions, differing is whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.
	In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address multiplexed with data on P0. Eight bits are sufficient for external I/O expansion decoding or for a relatively small RAM array. For somewhat larger arrays, any output por pins can be used to output higher-order address bits. These pins would be controlled by an output instruction preceding the MOVX.
	In the second type of MOVX instruction, the Data Pointer generates a sixteen-bit address. Provide the high-order eight address bits (the contents of DPH) while P0 multiplexes the low order eight bits (DPL) with data. The P2 Special Function Register retains its previous contents while the P2 output buffers are emitting the contents of DPH. This form is faster and more efficient when accessing very large data arrays (up to 64K bytes), since no additional instructions are needed to set up the output ports.
	It is possible in some situations to mix the two MOVX types. A large RAM array with it high-order address lines driven by P2 can be addressed via the Data Pointer, or with code to output high-order address bits to P2 followed by a MOVX instruction using R0 or R1.
Example:	An external 256 byte RAM using multiplexed address/data lines (e.g., an Intel 8155 RAM, I/O/Timer) is connected to the 8051 Port 0. Port 3 provides control lines for the externa RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12H and 34H Location 34H of the external RAM holds the value 56H. The instruction sequence.
	MOVX A,@R1

copies the value 56H into both the Accumulator and external RAM location 12H.



Page 18 of 22

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

ORL <dest-byte> <src-byte>

intel.

i.

-

Function: Logical-OR for byte variables

Description: ORL performs the bitwise logical-OR operation between the indicated variables, storing the results in the destination byte. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: If the Accumulator holds 0C3H (11000011B) and R0 holds 55H (01010101B) then the instruction,

ORL A,R0

will leave the Accumulator holding the value 0D7H (11010111B).

When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the Accumulator at run-time. The instruction,

ORL P1,#00110010B

will set bits 5, 4, and 1 of output Port 1.

ORL A,Rn

Bytes:	1
Cycles:	1
Encoding:	0100
Operation:	ORL

)	1	0	0	1	r	ſ	٢	
		_						

Operation:

_)			1 4 1		
п,		v	(A)	-	(A)
- /	· · · ·	•	· · · ·	-	100
	(~ '	•	(m)	←	(n)

intel. MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

ORL C, <src-bit></src-bit>	
Function:	Logical-OR for bit variables
Description:	Set the carry flag if the Boolean value is a logical 1; leave the carry in its current state otherwise. A slash ("'/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected.
Example:	Set the carry flag if and only if $P1.0 = 1$, ACC. $7 = 1$, or $OV = 0$:
	MOV C.P1.0 ;LOAD CARRY WITH INPUT PIN PIO
	ORL C,ACC.7 ;OR CARRY WITH THE ACC. BIT 7
	ORL C,/OV ;OR CARRY WITH THE INVERSE OF OV.
ORL C,bit	
Bytes:	2
Cycles:	2
Encoding:	0 1 1 1 0 0 1 0 bit address
Operation:	$\begin{array}{c} \text{ORL} \\ \text{(C)} \longleftarrow \text{(C)} \lor \text{(bit)} \end{array}$
ORL C,/bit	ž.
Bytes:	2
Cycles:	2
Encoding:	1010 000 bit address
Operation:	$\begin{array}{l} \text{ORL} \\ \text{(C)} \leftarrow \text{(C)} \lor (\overline{\text{bit}}) \end{array}$
	9
	6
	2-63
2	

Page 20 of 22

T

- 1

,

1000

10-12

and the second

1100

int_el.

Ĩ

loo tu/

Í

innuts.

anima i

In Links

date of

Ĩ

MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

KCHD A,@RI		
Function:	Exchange Digit	
Description:	XCHD exchanges the low-order nibble of the Accumulator (bits 3-0), generally representing a hexadecimal or BCD digit, with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected.	
Example:	R0 contains the address 20H. The Accumulator holds the value 36H (00110110B). RAM location 20H holds the value 75H (01110101B). The instruction,	
36	XCHD A,@R0	
÷.	will leave RAM location 20H holding the value 76H (01110110B) and 35H (00110101B) in the Accumulator.	
Bytes:	1 *	
Cycles:	1	
Encoding:	1101 0111	
Operation:	$\begin{array}{c} \text{XCHD} \\ \text{(A}_{3-0}) \stackrel{\sim}{\rightarrow} ((\text{Ri}_{3-0})) \end{array}$	
(RL <dest-byte< td=""><td>e>,<src-byte></src-byte></td></dest-byte<>	e>, <src-byte></src-byte>	
Function:	Logical Exclusive-OR for byte variables	
Description:	XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the results in the destination. No flags are affected.	
	The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.	
	(Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.)	
Example:	If the Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) then the instruction,	
	XRL A,RO	
	will leave the Accumulator holding the value 69H (01101001B).	
	When the destination is a directly addressed byte, this instruction can complement combinations of bits in any RAM location or hardware register. The pattern of bits to be complement ed is then determined by a mask byte, either a constant contained in the instruction or variable computed in the Accumulator at run-time. The instruction,	
	XRL P1,#00110001B	
	will complement bits 5, 4, and 0 of output Port 1.	
	2-73	

Page 21 of 22

intal.

Read-Modify-Write Feature

Some instructions that read a port read the latch and others read the pin. Which ones do which? The instructions that read the latch rather than the pin are the ones that read a value, possibly change it, and then rewrite it to the latch. These are called "read-modify-write" instructions. The instructions listed below are read-modify-write instructions. When the destination operand is a port, or a port bit, these instructions read the latch rather than the pin:

ANL	(logical AND, e.g., ANL P1, A)
ORL	(logical OR, e.g., ORL P2, A)
XRL	(logical EX-OR, e.g., XRL P3, A)
JBC	(jump if bit = 1 and clear bit, e.g., JBC P1.1, LABEL)
CPL	(complement bit, e.g., CPL P3.0)
INC	(increment, e.g., INC P2)
DEC	(decrement, e.g., DEC P2)
DJNZ	(decrement and jump if not zero, e.g., DJNZ P3, LABEL)
MOV, PX.Y, C	(move carry bit to bit Y of Port X)
CLR PX.Y	(clear bit Y of Port X)
SETB PX.Y	(set bit Y of Port X)

It is not obvious that the last three instructions in this list are read-modify-write instructions, but they are. They read the port byte, all 8 bits, modify the addressed bit, then write the new byte back to the latch.

The reason that read-modify-write instructions are directed to the latch rather than the pin is to avoid a possible misinterpretation of the voltage level at the pin. For example, a port bit might be used to drive the base of a transistor. When a 1 is written to the bit, the transistor is turned on. If the CPU then reads the same port bit at the pin rather than the latch, it will read the base voltage of the transistor and interpret it as a 0. Reading the latch rather than the pin will return the correct value of 1.

ACCESSING EXTERNAL MEMORY

Accesses to external memory are of two types: accesses to external Program Memory and accesses to external Data Memory. Accesses to external Program Memory use signal \overrightarrow{PSEN} (program store enable) as the read strobe. Accesses to external Data Memory use \overrightarrow{RD} or \overrightarrow{WR} (alternate functions of P3.7 and P3.6) to strobe the memory. Refer to Figures 36 through 38 in the Internal Timing section.

Fetches from external Program Memory always use a 16-bit address. Accesses to external Data Memory can use either a 16-bit address (MOVX @DPTR) or an 8-bit address (MOVX @Ri). Whenever a 16-bit address is used, the high byte of the address comes out on Port 2, where it is held for the duration of the read or write cycle. Note that the Port 2 drivers use the strong pullups during the entire time that they are emitting address bits that are 1s. This is during the execution of a MOVX @DPTR instruction. During this time the Port 2 latch (the Special Function Register) does not have to contain 1s, and the contents of the Port 2 SFR are not modified. If the external memory cycle is not immediately followed by another external memory cycle, the undisturbed contents of the Port 2 SFR will reappear in the next cycle.

If an 8-bit address is being used (MOVX @Ri), the contents of the Port 2 SFR remain at the Port 2 pins throughout the external memory cycle. This will facilitate paging.

In any case, the low byte of the address is time-multiplexed with the data byte on Port 0. The ADDR/ DATA signal drives both FETs in the Port 0 output buffers. Thus, in this application the Port 0 pins are not open-drain outputs, and do not require external pullups. Signal ALE (Address Latch Enable) should be used to capture the address byte into an external latch. The address byte is valid at the negative transition of ALE. Then, in a write cycle, the data byte to be written appears on Port 0 just before WR is activated, and remains there until after WR is deactivated. In a read cycle, the incoming byte is accepted at Port 0 just before the read strobe is deactivated.

During any access to external memory, the CPU writes OFFH to the Port 0 latch (the Special Function Register), thus obliterating whatever information the Port 0 SFR may have been holding. If the user writes to Port 0 during an external memory fetch, the incoming code byte is corrupted. Therefore, do not write to Port 0 if external program memory is used.

External Program Memory is accessed under two conditions:

- Whenever signal EA is active; or
- Whenever the program counter (PC) contains a number that is larger than 0FFFH (1FFFH for the 8052).

This requires that the ROMIess versions have \overline{EA} wired low to enable the lower 4K (8K for the 8032) program bytes to be fetched from external memory.

When the CPU is executing out of external Program Memory, all 8 bits of Port 2 are dedicated to an output function and may not be used for general purpose I/O. During external program fetches they output the high byte of the PC. During this time the Port 2 drivers use the strong pullups to emit PC bits that are 1s.

TIMER/COUNTERS

The 8051 has two 16-bit Timer/Counter registers: Timer 0 and Timer 1. The 8052 has these two plus one