IN THE UNITED STATES DISTRICT COURT FOR THE DISTRICT OF DELAWARE

PACT XPP SCHWEIZ AG,

Case No. 1:19-cv-01006-JDW

Plaintiff

v.

INTEL CORPORATION,

Defendant

ORDER

AND NOW, this 30th day of September, 2020, for the reasons stated in the accompanying Memorandum, it is **ORDERED** that the Court construes the following claim terms of US Patent Nos. 7,928,763 ("the '763 patent"); 8,312,301 (the "'301 patent"); 8,471,593 (the "'593 patent"); 8,819,505 (the "'505 patent"); 9,075,605 (the "'605 patent"); 9,170,812 (the "'812 patent"); 9,436,631 (the "'631 patent"); 9,552,047 (the "'047 patent"); 9,250,908 (the "'908 Patent"); 8,301,872 (the "'872 Patent"); and 9,037,807 (the "'807 Patent") as follows:

Claim Term	Court's Construction
Contested Terms	
A multi-processor chip, comprising '763 Patent, Preamble of claims 1, 31	Not limiting
Programmably/dynamically interconnecting at runtime at least one of data processing cells and memory cells and one or more of the at least one interface unit '763 Patent, Claims 1, 31	Variably interconnecting at runtime at least one of data processing cells and memory cells and one or more of the at least one interface unit
Data processing cells, each adapted for sequentially executing '763 Patent, Claims 1, 31	Plain and ordinary meaning; no construction necessary

A data processor on a chip	Limiting as to "data processor"
comprising	and the same processor
'593 Patent, Preamble of claims 1, 16	
A plurality of bus segments for	Plain and ordinary meaning; no
each processor of the	construction necessary
multiprocessor system	construction necessary
'631 Patent, Claim 1	
	District the second sec
Instruction dispatch unit	Plain and ordinary meaning; no
configured to dispatch software	construction required
threads to the array data processor	20 11 0 0 6 110 4 6 1
for parallel execution by the	38 U.S.C. § 112, ¶ 6 does not apply
parallel processing arithmetic units	
'812 Patent, Claim 12	
Preambles	Not limiting
'047 Patent, Claims 1, 19	Not minung
The state of the s	
Data processing unit and/or data	Sequential data processors that pass
processing units adapted for	results to one or more additional data
sequentially processing data	processing units to perform
'047 Patent, Claims 1-5, 8, 10, 15,	additional computations
19, 22, 24	
'605 Patent, Claim 1	
To a minimum	Plain and ordinary meaning; no
'605 Patent, Claim 1	construction necessary
Data processing element and/or	Plaint and ordinary meaning; no
data processing elements adapted	construction necessary
for programmably processing	a monococci coccinica a con g
sequences	
'057 Patent, Claim 19	
Agreed-Upon	Constructions
Preamble	Preamble is limiting
'605 Patent, Claim 1	
Train mission	Transmission
'908 Patent, Claim 4	
May executed	May be executed
'631 Patent, Claim 1	
Preambles	Preambles are not limiting
'872 Patent, Claims 2, 10, 14, 15)	
Preambles	Preambles are not limiting
'807 Patent, claims 1-6, 24, 26-27,	
29, 32, 44, 73-74	

Preamble	No construction necessary
'812 Patent, claim 12	
Preamble	Preambles are limiting
'301 Patent, Claims 6, 8, 12	
Preamble	Preamble is not limiting
'301 Patent, Claim 10	
'505 Patent, Claims 1 and 5	All claimed components must exist on a single, integrated circuit

BY THE COURT:

/s/ Joshua D. Wolson

JOSHUA D. WOLSON, J. United States District Judge