DECLARATION OF PATRICK FRANZEN

I, Patrick Franzen, am over twenty-one (21) years of age. I have never been convicted of a felony, and I am fully competent to make this declaration. I declare the following to be true to the best of my knowledge, information, and belief:

- I am the Director, Publications and Platform, for SPIE, formerly known as the Society of Photo-Optical Instrumentation Engineers. I have been employed at SPIE in the Publications Department since 2015.
- 2. Neither I nor SPIE itself is being compensated for this declaration.
- Among my responsibilities as Director, Publications and Platform, I act as a custodian of records for SPIE's publications.
- I make this declaration based on my personal knowledge, information contained in the business records of SPIE, or confirmation with other responsible SPIE personnel with such knowledge.
- SPIE, as part of its regularly conducted business activities, hosts conferences directed to the latest innovations in research and technology in the fields of biomedical optics, optoelectronics, lasers, and electronic imaging.
- As part of its ordinary course of business, SPIE publishes and makes available technical articles, including the *Proceedings of SPIE*, journals, and other full-text publications. It has been SPIE's regular business practice to do so since at least 1963.
- The Proceedings of SPIE constitutes the official conference record of SPIE conferences and includes original research papers presented at each conference. The Proceedings of SPIE has been published regularly since 1963. As of January 1994, SPIE had published more than 1,900 volumes of the Proceedings of SPIE.
- The International Symposium on Electronic Imaging: Science and Technology, 1994 occurred on February 6-10, 1994 in San Jose, CA. The Charge-Coupled Devices and Solid State Optical Sensors IV 1994 conference was part of the Electronic Imaging 1994 symposium and occurred February 7-8, 1994. Volume 2172 of the *Proceedings of SPIE* constitutes the conference record of Charge-Coupled Devices and Solid State Optical Sensors IV 1994.
- 9. Volume 2172 was published by April 4, 1994, when it was marked as received at the SPIE warehouse. SPIE's first printing of Volume 2172 of the *Proceedings of SPIE* consisted of 383 print copies, which were available for shipping from the SPIE warehouse as of the next day, April 5, 1994. By May 1, 1994, SPIE mailed between 100-120 print copies of Volume 2172 to library customers who had standing orders for each volume of the *Proceedings of SPIE*. The remaining print copies were shipped to meeting attendees and to other subscribers, and a few copies were retained as archive copies in SPIE's offices.
- 10. Exhibit A to this declaration is a true and correct copy, from SPIE's business records, of an article authored by N. Ricquier, et al., "The CIVIS Sensor : A Flexible Smart Imager with Programmable Resolution" ("Ricquier"), published in SPIE Proceedings Vol. 2172 titled "Charge-Coupled Devices and Solid State Optical Sensors IV," on pages 2-10 of that volume. Exhibit A was obtained from SPIE's archive, which contains a printed copy of the *Proceedings of SPIE* referenced above. Exhibit A was maintained in the ordinary course of SPIE's business.

11. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001.

I declare under penalty of perjury that the foregoing is true and correct.

Executed on 12 February 2020 in Bellingham, Washington.

Patrick Franzen

EXHIBIT A

Charge-Coupled Devices and Solid State Optical Sensors IV

Morley M. Blouke Chair/Editor

7-8 February 1994 San Jose, California

Sponsored by IS&T—The Society for Imaging Science and Technology SPIE—The International Society for Optical Engineering

Published by SPIE—The International Society for Optical Engineering



SPIE (The Society of Photo-Optical Instrumentation Engineers) is a nonprofit society dedicated to the advancement of optical and optoelectronic applied science and technology.

> Samsung Exhibit 1033 Page 4 of 18



The papers appearing in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and are published as presented and without change, in the interests of timely dissemination. Their inclusion in this publication does not necessarily constitute endorsement by the editors or by SPIE.

Please use the following format to cite material from this book: Author(s), "Title of paper," in Charge-Coupled Devices and Solid State Optical Sensors IV, Morley M. Blouke, Editor, Proc. SPIE 2172, page numbers (1994).

Library of Congress Catalog Card No. 93-87307 ISBN 0-8194-1467-0

Published by SPIE—The International Society for Optical Engineering P.O. Box 10, Bellingham, Washington 98227-0010 USA Telephone 206/676-3290 (Pacific Time) • Fax 206/647-1445

Copyright @1994, The Society of Photo-Optical Instrumentation Engineers.

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$6.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0-8194-1467-0/94/\$6.00.

Printed in the United States of America.

Contents

Conference Committee

SESSION 1 NEW SENSOR TECHNOLOGIES

- 2 CIVIS sensor: a flexible smart imager with programmable resolution [2172-01] N. Ricquier, I. Debusschere, B. Dierickx, A. Alaerts, J. Vlummens, C. L. Claeys, IMEC (Belgium)
- Lattice-gate CCDs [2172-02]
 W. S. Schempp, Photometrics Ltd.
- Progress in CMOS active pixel image sensors [2172-03]
 S. K. Mendis, S. E. Kemeny, R. C. Gee, B. Pain, Q. Kim, E. R. Fossum, Jet Propulsion Lab.
- 30 Image sensor with image smoothing capability using a neuron MOSFET [2172-04] J. Nakamura, Olympus America Inc.; E. R. Fossum, Jet Propulsion Lab.
- 38 Assessment of image sensor technology for future NASA missions [2172-05] E. R. Fossum, Jet Propulsion Lab.
- 54 Interline CCD imaging array with on-chip A/D conversion [2172-06] D. J. Friedman, W. Yang, Harvard Univ.
- 64 Simple model of electron-bombarded CCD gain [2172-07] A. L. Reinheimer, M. M. Blouke, Scientific Imaging Technologies, Inc.
- 76 Characterization and modeling of CCD devices on high-resistivity silicon substrates [2172-23] S. R. Kamasz, M. G. Farrier, C. R. Smith, DALSA, Inc. (Canada)

SESSION 2 HIGH-FRAME-RATE SENSORS

- 90 Performance of high-frame-rate, back-illuminated CCD imagers [2172-08] B. Lawler, L. J. Harrison, Army Research Lab.; P. A. Levine, D. J. Sauer, F.-L. Hseuh, F. V. Shallcross, G. M. Meray, G. C. Taylor, David Sarnoff Research Ctr.
- 100 Multiport backside-illuminated CCD imagers for high-frame-rate camera applications [2172-09] P. A. Levine, D. J. Sauer, F.-L. Hseuh, F. V. Shallcross, G. C. Taylor, G. M. Meray, J. R. Tower, David Sarnoff Research Ctr.; L. J. Harrison, W. B. Lawler, Army Research Lab.
- 115 High-speed, high-performance 1M pixel imager for machine vision applications [2172-10] C. J. Schaeffer, BGMD Philips Medical Systems Best (Netherlands); H. Stoldt, B. G. M. Dillen, H. L. Peek, W. Hoekstra, Philips Imaging Technology (Netherlands)
- 124 Trilinear, 32-stage, selectable TDI CCD image sensor for high-resolution color scanning applications [2172-22]
 S. Agwani, D. Dobson, W. D. Washkurak, S. G. Chamberlain, DALSA, Inc. (Canada)

SPIE Vol. 2172 / iii Samsung Exhibit 1033 Page 6 of 18 High-frame-rate CCD imager with nonlinear charge sampling [2172-11]
 B. Lawler, L. J. Harrison, Army Research Lab.; J. S. Kim, D. D. Wen, J. H. Pinter, Loral Fairchild Imaging Sensors

SESSION 3 LARGE AREA DEVICES

- 144 Imaging with page-sized A-Si:H two-dimensional sensor arrays [2172-12]
 X. D. Wu, R. A. Street, R. L. Weisfield, S. E. Nelson, M. Young, M. Nguyen, Xerox Palo Alto Research Ctr.; P. Nylen, Univ. of Stockholm (Sweden)
- High-frame-rate, motion-compensated 25.4 megapixel image sensor [2172-21]
 S. R. Kamasz, M. G. Farrier, F. Ma, R. Sabila, S. G. Chamberlain, DALSA, Inc. (Canada)
- 167 Contact-type color image sensor using color phototransistors [2172-13]
 T. Hamaguchi, T. Takeda, T. Sato, M. Katoh, Y. Nagata, Mitsubishi Electric Corp. (Japan)
- 175 Thinned 4096 x 4096 CCD mosaic [2172-14] M. A. Damento, S. Lo, H. J. Meyer, P. E. Doherty, G. R. Sims, Photometrics/Advanced Technologies; M. P. Lesser, Steward Observatory/Univ. of Arizona
- 180 Evaluation of a charge injection device array [2172-15] Z. Ninkov, C. Tang, R. L. Easton, Rochester Institute of Technology
- 187 Radiation tolerant CID imager [2172-16]
 J. J. Zarnowski, J. Carbone, R. Carta, M. Pace, CID Technologies Inc.
- 199 4K x 2K pixel three-side buttable CCD imager design and fabrication [2172-17] P. P. Suni, V. Tsai, P. Vutz, Orbit Semiconductor, Inc.
- 208 Characterization of a 4K x 2K three-side buttable CCD [2172-20] R. J. Stover, W. E. Brown, D. K. Gilmore, M. Wei, Univ. of California/Santa Cruz
- 215 Addendum
- 216 Author Index

Conference Committee

Conference Chair

Morley M. Blouke, Scientific Imaging Technologies, Inc.

Program Committee

Joseph Carbone, CID Technologies, Inc. James S. Flores, Ball Aerospace Systems Group



SPIE Vol. 2172 /v Samsung Exhibit 1033 Page 8 of 18

SESSION 1

New Sensor Technologies

Samsung Exhibit 1033 Page 9 of 18

The CIVIS Sensor : A Flexible Smart Imager with Programmable Resolution

N. Ricquier, I. Debusschere, B. Dierickx, A. Alaerts, J. Vlummens, C. Claeys

IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

ABSTRACT

For time critical industrial machine vision applications, a dedicated imager has been developed. The camera can be programmed to operate in several resolutions. This is done by binning the signal charges of neighbouring pixels on the sensor plane itself. Additionally the readout window was made programmable and an electronic shutter function was implemented. This square 256*256 imager was fabricated in a standard 1.5 μ m CMOS technology. The readout occurs in two phases. After transfering in parallel a row of charges to 256 charge sensitive amplifiers, these signals are coupled to a single output amplifier. By controlling the sequence of addresses and reset pulses of the amplifiers, charges of different pixels are accumulated. This way multiple resolutions can be programmed. The imager is operated at data rates upto 10 MHz providing about 125 full images per second. At lower resolution, even higher frame rates are obtained. The signal to noise ratio is about 35 dB. This paper reports on the fixed pattern noise, response, speed and smear behaviour of this imager.

1. INTRODUCTION

Present machine vision systems typically use CCD based cameras as input device. In this paper an alternative image sensor is presented which was specifically developed for use in industrial machine vision applications. Our work has to be situated as a part of the effort that was undertaken within the framework of the CIVIS project[†] to optimize a computer vision system as a whole. A description of the entire system architecture can be found in reference¹. It was recognized that for a broad scope of applications ranging from target recognition to detailed inspection, image processing systems could benefit from the ability to acquire data only from a specific region of interest and this with a variable resolution.

A first system fulfilling some of the demands just mentioned, consists of a classical CCD imager, commercially available at affordable prices, in combination with a frame buffer. This solution offers region of interest viewing, by accessing only the useful data available in the frame store. Moreover, when necessary, also a programmable resolution can be provided in a dedicated CCD design by binning charges of neighbouring pixels and reading out the accumulated signal. This type of solution however does not exploit all the possibilities of sensor design because it still suffers from the large bandwidth necessary between sensor and frame store. This drawback caused by the inherently serial data flow in CCD architectures, makes it necessary to read out all the image data, even useless ones. As a consequence scene information can only be updated at a fixed frame rate.

The sensor described here, makes it possible to acquire information of the scene in a flexible way and at a relatively high speed. The latter is especially true when combining the windowing feature with the possibility of a reduced resolution. This is a valuable asset because speed is important in a lot of industrial applications. For instance, when the image acquisition rate is increased in inspection tasks or when tracking can be performed faster in assembly tasks, the production volume can be increased accordingly. A CMOS technology was chosen because it offers the selective addressability together with the possibility of further cointegration of processing electronics on the same chip.

The development of this sensor has to be seen in the context of a burgeoning field of research, exploring smart image sensor architectures. During the last decade several researchers have been investigating this type of imager architectures. Different ways have been followed. While some people explored the processing capabilities of CCDs and related structures²⁻⁶, others regained their interest in simple CMOS photodiodes and started to build more and more complicated structures around them. CMOS architectures have been realised with 'intelligent' operations at the pixel

[†]CIVIS : Computer Integrated Vision System, ESPRIT II project nr 5194, cofunded by the Commission of the European Union

0-8194-1467-0/94/\$6.00 Samsung Exhibit 1033 Page 10 of 18




Figure 1: Schematic representation of the sensor architecture

site itself, imitating human visual functions using analog CMOS structures^{7,8} or realising more classical operators, based on a combination of analog and digital processing⁹. In other CMOS sensors, processing capacity was integrated at the edges of the photodiode array exploiting the possibility to access a whole row of data at once^{10,11}. Our work is closely related to this research, emphasizing the development of a multi-purpose flexible sensor architecture that can be used as a module in further sensor systems on a single chip. In this sense this imager belongs to a class of X-Y addressable imager architectures exhibiting properties especially useful for industrial imaging applications^{12,13}.

2. SENSOR CONCEPT

To realise the acquisition of image data only in specific regions of interest, an X-Y addressable architecture was selected. Based on X-Y addresses and control pulses generated by an external driving unit, two decoders drive one particular row selection and column selection signal. These signals can be found in figure 1 which shows a schematic representation of the sensor architecture. It represents more in detail the pixel structure and the different read out stages of the pixel charges. A pixel consists of a photodiode and a switch.

The readout of the charge packets that are accumulated during the integration time, proceeds as follows. After selecting one particular row of pixels, these charges are converted simultaneously to a voltage at the output of the different charge sensitive amplifiers located at the end of the column readout lines. The output nodes of these amplifiers couple capacitively to the nodes marked as Q, resulting in the propagation of the voltage variation from point P to Q. During an initialisation phase these nodes Q were all brought to the same starting voltage, namely the virtual ground of the output amplifier. Based on the column selection signals these nodes Q are again discharged to their starting value, at the same time creating a voltage variation at the output amplifier proportional to the charges at that column. Every column selection is followed by a reset pulse on the Greset switch bringing back the output amplifier into its initial state. After that, an other charge packet can be received. After reading out a particular row of pixels, the Kreset switch is closed causing the integration capacitor to discharge. As already mentioned above,

> SPIE Vol. 2172/3 Samsung Exhibit 1033 Page 11 of 18

during this initialisation cycle between two row readouts, also points Q are brought at the input voltage (virtual ground) of the output amplifier.

In every part of this read out scheme, charge packets and capacitive couplings are used between the column amplifiers and the output. Hence, theoretically the output signal is expected not to show any non-uniformities related to offset voltages of these column amplifiers. This differential operating mode is therefore a substantial advantage.

By using the Kreset switches and the Greset switch in an appropriate way, it is possible to accumulate charge packets of different pixels or of different column amplifiers on the integration capacitors according to different patterns. So by controlling the clocking scheme, the resolution of the imager can be altered and it is even possible to create rectangular pixel patterns with a resolution varying across the rows. For instance, when one wants to half the resolution by adding the charges of the pixels in 2 by 2 neighbourhoods, the readout operation proceeds as follows. After the selection of two successive rows at a rate of 2.5 MHz an additional 2 to 3 μ s is necessary for the outputs of the column amplifiers to become stable. After this wait cycle the different column signals are selected at a rate of 10 MHz with an intermediate (during the off-time of the column selection) Greset pulse every two pixels. In order to limit the complexity of the timing controller (realised in an off-chip driving unit) only timing configurations of some very common patterns are provided : apart from the normal resolution (1*1) also the addition of pixel charges in 2*2, 4*4 and 8*8 neighbourhoods was foreseen.

The ability to create different types of pixel patterns has an important consequence for the dimensions of the integration capacitors at the amplifiers. When the resolution is reduced by a factor K the frame rate increases in an almost proportional way. This results in charge levels in the pixels that are K times lower than in the case of the 1*1 resolution. Due to the fact that K of these charge packets are summed at the input of a column amplifier, the order of magnitude of the charge that is put on these integration capacitors is approximately equal in all 4 operation modes. This ensures that at a given illumination level, the resolution of the sensor can be changed on the fly, while still respecting the limited voltage range in which the charge sensitive amplifiers have a linear behaviour. At the output stage however, several capacitors had to be provided. These capacitors are switched on according to the resolution at hand.

An electronic shutter function is implemented as follows. Shortening of the integration time is done by initializing a particular row of pixels during the horizontal blanking time. For instance, when an integration time about half the frame time is required, the row that will be read out a half frame later has to be selected. Prolonging the integration time is obvious and realised by suspending the readout phase, in this way also lowering the frame rate.




Figure 2: Transistor scheme of the column amplifier

It was already mentioned above that the addressing speeds in X and Y direction are asymmetrical. This is due to the geometrical restrictions on the column amplifiers. A transistor scheme of these charge sensitive amplifiers can be seen in figure 2. When transistor M2 and M3 are omitted, this scheme represents an inverting amplifier in its most simple form. However, to realise a good virtual ground at the input node of the amplifier, cascode transistors M2 and M3 were added (voltage variations at the output take place without any noticeable voltage variations at the input node). To obtain a fast response, the gain-bandwidth product of the amplifier has to be maximized. To this end, the transconductance of the input transistor has to be made as high as possible. The limit is the maximal value that can be tolerated for the channel width versus channel length ratio, given the available area. As a consequence, the settling time of these column amplifiers is in the order of 2 to 3 μ s, while the output amplifier based on a similar structure can operate at speeds upto 10 MHz.

The limited bandwidth of the column amplifiers causes a major problem in the design of this sensor. When reading out the signals present at the nodes Q (see figure 1) a capacitive coupling occurs to the output nodes of the amplifiers bringing them out of equilibrium. For this reason additional capacitors, C_{load} , were added at nodes P, reducing a pure capacitive coupling into a voltage division. As a consequence when a switch closes, immediately a voltage variation is felt at the output that is proportional to the amount of charge that was situated on the couple capacitor. Following this sudden voltage drop, the output voltage tends to a stable value with the time constant of about 3 μ s. Waiting for all signals to become stable is unacceptable because the column addressing must be done at speeds up to 10 MHz. However, as was already mentioned above, the instantaneous voltage drop is also proportional to the amount of signal charge. Therefore it was decided to read out the output signal associated with this sudden voltage drop.

When increasing the capacitance of C_{load} , the instantaneous voltage drop at the output amplifier becomes larger (because the voltage dip at the output of the column amplifier is smaller). So one would like to take a relatively high capacitance value at point P and an, in comparison, smaller value for the couple capacitor. However, what really counts is the total number of charges that are transfered to the output stage and this amount is also proportional to the value of the couple capacitor. Taking into account the limited space available at the pitch of the column amplifiers, it was decided to take a couple capacitor of about 40 fF and an additional output capacitor at point P of about 30 fF.

Finally, a last signal present on figure 1 has to explained : the compensation pulse. The shape of this pulse corresponds to the inverse of the reset signal and can be tuned in such a way that it guarantees that the reset voltage at the output of the amplifiers is at the onset of the region in which the response is linear. Indeed, when the reset signal would be the only one that is applied, the associated clockfeedthrough and the redistribution of the charges coming from the reset transistor would cause a considerable decrease in output swing.

3. Practical realisation

The pixel array consists of 256 by 256 square pixels arranged on a pixel pitch of 19 μ m and realised in a 1.5 μ m n-well CMOS technology. The pixel pitch is not limited by the pixel structure itself, but by the minimal width of the column amplifier. The fill factor of the pixel is approximately 55%. The technology used offers two metal layers and two poly layers. The second poly layer was exclusively used for the realisation of compact, linear capacitors (0.5 fF/ μ m²): the integration capacitors at the output amplifier, the couple capacitors C_{couple} and the load capacitors C_{load} (see figure 1). As to these last two types of capacitors it is essential to minimize geometrical aberrations and misalignment because of the consequences for the uniformity of the response at the output. Therefore approximately square shapes were chosen.

The integration capacitors on the contrary were realised using the overlap of metall and polyl which represents a capacitance of about 0.05 fF/ μ m². The reason for the choice of this type of capacitor is that, because of sensitivity, the capacitance value may not be too large (3fF as a whole), but on the other hand geometrically it may not be too small for reproducibility reasons.

A last type of capacitors that is present in the circuit are the compensation capacitors at the inputs of the column

SPIE Vol. 2172/5 Samsung Exhibit 1033 Page 13 of 18 amplifiers and the output amplifier. They are formed by a poly electrode that is completely covering a patch of the active area. In this way this type of capacitor has exactly the same behaviour as the gate capacitor of the reset transistor which charge it has to compensate for.

4. Results

A general impression of the image quality can be seen in figure 3. This figure illustrates the four resolutions that are supported by the driving unit : 256 by 256 pixels, 128 by 128, 64 by 64 and 32 by 32. These four images are formed on the sensor plane itself without any external calibration. In what follows different sensor characteristics will be described. All measurements mentioned were performed using light at a wavelength of 550 nm.

4.1. Response

Figure 4 shows the average value of the image in relation to the (homogeneous) illumination level. This curve clearly shows a good linear characteristic while saturating at illumination levels of about 15 μ W/cm². The total dynamic range in this measurement was approximately 400 mV. This measurement was performed given a 1*1 resolution and a speed of about 125 full images per second. At a lower speed of about 34 full images per second the dynamic range is about 750 mV.

4.2. Behaviour under high illumination conditions

When increasing the illumination more and more, a smear effect can be seen on columns that contain highly illuminated parts. These columns turn completely white. The cause of this effect is found in the presence of parasitic diffusions at the selection transistors in the pixels. The actual photodiode is realised as an enlarged source diffusion of the selection transistor. The drain diffusion, although ten times smaller and completely covered with metal, also collects photon induced charges and is continuously influencing the readout line. Taking into account that there are 256 of these parasitic photodiodes simultaneously collecting charges on the column readout line, this effect is not negligible. An estimation of this effect can be made quickly. The integration time on such a parasitic diode is 1/256 of the integration time on the diodes of the pixels itself (in normal integration mode). Due to the fact that 256 parasitic diodes are influencing simultaneously the readout line and that the area of a parasitic diode is about 1/10 of the area of a pixel diode, this would mean that one out of ten charges accumulated on a column amplifier would be contributed by parasitic effects. This problem was reduced by putting a metal2 shielding on top these parasitic diodes. Measurements have shown that with a spot illumination exceeding five times the dynamic range, this smear effect becomes prominent. The spot size covered 30 pixels of the particular column.

4.3. Dark current

The dark current level can be characterised as follows : it takes about 13 seconds to obtain an output signal equivalent with the dynamic range. This measurement was done at 21°C.

4.4. Fixed pattern noise

The non-uniformity in response is mainly related to the column amplifier structures. This non-uniformity was measured for several uniform illumination levels. This way an idea was formed of what is usually called photoresponse non-uniformity (PRNU). Figure 5 shows the mean value of the output signal (in ADC values) on the different columns for several illumination levels. The illumination levels are expressed in μ W/cm². A maximal PRNU can be observed of 15% of the total dynamic range. A regular pattern in the X dimension appears corresponding to the variations of the bits of the column address. This is an indication that the PRNU is not only caused by the sensor architecture but also by the generation of the address clocking signals. Probably, the non-equilibrium condition in which the read out operation is done, is influencing this PRNU.

Samsung Exhibit 1033 Page 14 of 18




Figure 3: Resolution changes on the sensor plane

SPIE Vol. 2172 / 7 Samsung Exhibit 1033 Page 15 of 18




Figure 4: Response of the imager

4.5. Temporal noise

This type of noise manifests itself as variations of the output signal of one particular pixel. Using a frame grabber setup 1024 samples were acquired of the same pixels at the maximal speed of 125 frames per second. By calculating on these timesequences the standard deviation around the average, a value for the RMS value of the temporal noise of the imager can be derived in real operating conditions.

This operation was done for all 4 resolutions, resulting in values from 30dB to 35 dB. The best results were obtained for the 2*2 resolution. The reason for this lies in the availability of an optimal capacitance value at the output amplifier. To obtain the same signal to noise ratio for the 1*1 resolution, the parasitic capacitance always present at the output amplifier should be further reduced.

The spectral distribution of the noise corresponds to white noise. The absence of 1/f-noise for the lower frequencies can be explained by the differential operation of the charge amplifiers.

Good agreement of the measurements with hand calculations was found. The dominant noise sources are related to the column amplifiers. A value of about 600 equivalent noise electrons was calculated, given a total dynamic range of about 40000 electrons.

4.6. Speed

The maximal frame rate still offering an acceptable image quality is about 125 full images per second. The whole system is operated from a 20 MHz master clock, offering a maximal data rate of 10 MHz in the 1*1 resolution. In that case a horizontal blanking time of 5 μ s is respected, consisting of an initialising cycle, a row selection cycle and an additional settling time. In the higher resolutions, given the same maximal clock frequency, respectively 195, 355 and 540 full images per second can be acquired. The frame rate does not increase proportionally because the




Figure 5: non uniformity in the row direction

horizontal blanking time strongly increases due to the larger initialisation and selection cycles.

5. Conclusions

A dedicated image sensor for time critical industrial applications was presented. It consists of a 256*256 X-Y addressable photodiode array integrated together with a readout structure that allows the addition of charges of different pixels. The sensor was realised in a 1.5 μ m standard CMOS technology. Apart from the windowing feature and the possibility to change the resolution, also an electronic shutter function was realised. The frame rate ranges form 125 full images per second up to 540 full images per second in the lowest resolution mode. Compared to CCD imagers the S/N is quite bad, but for the intended industrial applications it is sufficient.

6. References

1. C.Claeys, I.Debusschere, N.Ricquier, P.Seitz, M.Stalder, J.M.Raynor, G.K.Lang, G.Cilia, C.Cavana, U. Müssigman, A.Abele, "An Active Machine Vision System for Surface Quality Inspection", presented at this Symposium, Conference on Machine Vision Applications in Industrial Inspection II, and to be published in SPIE Vol.2183, 1994.

 S.S.Bencuya, A.J.Steckl, "Charge-Packet Splitting in Charge-Domain Devices", IEEE Trans. on Electron Devices, Vol.ED-31, no.10, pp.1494-1501, 1984.

 E.R.Fossum, R.C.Barker, "A Linear and Compact Charge-Coupled Charge Packet Differencer/Replicator", IEEE Trans. on Electron Devices, Vol.ED-31, no.12, pp.1784-1789, 1984.

 E.R.Fossum, "Architectures for focal plane image processing", Optical Engineering, Vol.28, no.8, pp.865-871, 1989.

> SPIE Vol. 2172/9 Samsung Exhibit 1033 Page 17 of 18

5. S.Kemeny, H.Torby, H.Meadows, R.Bredthauer, M.LaShell, E.R.Fossum, "CCD Image Sensor with Differential, Pyramidal Output for Lossless Image Compression", IEEE 1991 Custom Integrated Circuits Conference, pp.12.6.1-12.6.4.

6. A.M.Chiang, M.L.Chuang, "A CCD Programmable Image Processor and its Neural Network Applications", IEEE Journal of Solid-State Circuits, Vol.26, no.12, pp.1894-1901, 1991.

7. C.Mead, Analog VLSI and Neural Systems, Ch.12-16, Addison-Wesley, 1989.

8. J.Mann, "Implementing early visual processing in analog VLSI: light adaption", Conference on Visual Information Processing: form Neurons to Chips, SPIE Vol.1473, pp.128-136, 1991.

9. T. M.Bernard, B.Y.Zavidovique, F.J.Devos, "A Programmable Artificial Retina", IEEE Journal of Solid-State Circuits, Vol.28, no.7, pp.789-798, 1993.

10. P.B.Denyer, D.Renshaw, W.Guoyu, L.Mingying, "CMOS Image Sensors for Multimedia Applications", IEEE 1993 Custom Integrated Circuits Conference, pp.11.5.1-11.5.4.

11. C.Jansson, P.Ingelhag, C.Svensson, R.Forchheimer, "An Addressable 256*256 Photodiode Image Sensor Array with an 8-bit Digital Output", Analog Integrated Circuits and Signal Processing 4, pp.37-49, 1993.

12. O.Yadid-Pecht, R.Ginosar, Y. Shacham Diamand, "A Random Access Photodiode Array for Intelligent Image Capture", IEEE Trans. on Electron Devices, Vol.38, no.8, pp.1772-1780, 1991.

13. N.Ricquier, B.Dierickx, "Pixel structure with logarithmic response for intelligent and flexible imager architectures", Microelectronic Engineering, Vol.19, pp.631-634, 1992.