


international
**ELECTRON
DEVICES**
meeting

1978

WASHINGTON, D.C.
December 4-5-6



SMIC_Ex_1016
Sponsored by Electron Devices Society of IEEE
IPR2020-01003

Page 1 of 10

LATE
NEWS
See Page 689

TECHNICAL DIGEST

international
**ELECTRON
DEVICES**
meeting

1978

WASHINGTON, D.C.
December 4-5-6



SMIC Ex. 1016
Sponsored by Electron Devices Society of IEEE
IPR2020-01003

Page 2 of 10

1978 International Electron Devices Meeting

TECHNICAL DIGEST

Papers have been printed without editing as received from the authors.

All opinions expressed in the Digest are those of the authors and are not binding on The Institute of Electrical & Electronics Engineers, Inc.

Publication of a paper in this Digest in no way is intended to preclude publication of a fuller account of the paper elsewhere.

Copies of available volumes of this Digest may be obtained from The Institute of Electrical & Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, N.J. Library of Congress Catalog Card Number: 78-20188.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, P.O. Box 765, Schenectady, NY 12301. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to Director, Publishing Services, IEEE, 345 E. 47 St., New York, NY 10017. All rights reserved. Copyright © 1978 by the Institute of Electrical and Electronics Engineers, Inc. Printed in The U.S.A.

TABLE OF CONTENTS

GENERAL SESSION: Invited Papers

Monday, December 4, 9:30 a.m.

International Ballroom Center

Chairman: Raye E. Thomas

- 1.1 *FINE LINE LITHOGRAPHY SYSTEMS FOR VLSI*,
Alec N. Broers, IBM Thomas J. Watson Research
Center, Yorktown Heights, NY

4:10 p.m.

- 2.6 *A PRECISE MODEL OF THE TRANSIENT RESPONSE OF MNOS MEMORY CAPACITORS*, M.W. Powell, Motorola IC Division Tempe, and L.F. Jelsma, Arizona State University, Mesa, AZ 38

- 1.2 *GaAs INTEGRATED CIRCUITS—MSI STATUS AND VLSI PROSPECTS*, Richard Eden, Rockwell International Science Center Thousand Oaks, CA

4:35 p.m.

- 2.7 *TWO-DIMENSIONAL CALCULATION OF Avalanche BREAKDOWN VOLTAGE IN DEEPLY-DEPLETED MOS CAPACITORS*, A. Rusu and C. Bulucea, ICCE-Bucuresti, Bucharest, Romania 42

- 1.3 *SENSOR DEVELOPMENT IN THE MICROCOMPUTER AGE*, William G. Wolber, Bendix Research Labs, Southfield, MI

12

SESSION 2: Solid State Devices—MOS Devices

Monday, December 4, 2:00 p.m.

International Ballroom East

Chairman: R. W. Dutton

Organizer: Y. A. El-Mansy

2:00 p.m.

- 2.1 *DEPLETION TYPE N-MOST USING LATERAL DIFFUSION OF P-WELLS IN CMOS PROCESS*, M. Darwish and Henri Oguey, Centre Electronique Horloger, Neuchatel, Switzerland

16

2:30 p.m.

- 2.2 *A NON-LINEAR CAD MODEL FOR THE DEPLETION-MODE IGFET*, Y. A. Elmansy, Bell-Northern Research, Ottawa, Canada

20

2:55 p.m.

- 2.3 *A NORMALLY-OFF TYPE BURIED CHANNEL MOSFET FOR VLSI CIRCUITS*, K. Nishiuchi, H. Oka, T. Nakamura, H. Ishikawa, and M. Shinoda, Semiconductor Devices Lab, Fujitsu Laboratories Ltd., Kawasaki, Japan

26

3:20 p.m.

- 2.4 *GEOMETRY EFFECTS IN VMOS TRANSISTORS*, I. S. Bhatti and R. Y. Yau, American Microsystems Inc., Santa Clara, CA

30

3:45 p.m.

- 2.5 *DIFFUSION CURRENT EFFECTS IN DMOS TRANSISTORS*, D. H. Harper and R. E. Thomas, Carleton University, Ottawa, Canada

34

SESSION 3: Device Technology—Fine-Line Technology

Monday, December 4, 2:00 p.m.

International Ballroom Center

Chairman: H. J. Geipel

Organizer: J. Frey

2:00 p.m.

- 3.1 *SUB-MICRON POLYSILICON GATE CMOS/SOS TECHNOLOGY (INVITED PAPER)*, A. C. Ipri, RCA Laboratories, Princeton, NJ 46

2:30 p.m.

- 3.2 *THE EVOLUTION OF FET TECHNOLOGY FOR VLSI APPLICATIONS (INVITED PAPER)*, H. N. Yu, A. Reisman, C. M. Osburn, D. L. Critchlow and T. H. P. Chang, IBM Thomas J. Watson Research Center, Yorktown Heights, NY 50

2:55 p.m.

- 3.3 *ONE-MICRON ELECTRON-BEAM LITHOGRAPHY FET TECHNOLOGY*, W. R. Hunter, L. M. Ephrath, W. Grobman, C. M. Osburn, B. L. Crowder, A. Cramer, H. E. Luhn, IBM Thomas J. Watson Research Center, Yorktown Heights, NY 54

3:20 p.m.

- 3.4 *ELECTRON BEAM LITHOGRAPHY FOR 1 μ m FET LOGIC CIRCUIT FABRICATION*, W. D. Grobman, H. E. Luhn, T. P. Donohue, A. J. Speth, A. D. Wilson, M. Hatzakis and T. H. P. Chang, IBM Thomas J. Watson Research Center, Yorktown Heights, NY 58

3:45 p.m.

- 3.5 *FABRICATION AND PERFORMANCE OF SUB-MICRON SILICON MESFET*, H. M. Darley, T. W. Houston and G. W. Taylor, Texas Instruments Inc., Dallas, TX 62

SMIC Ex. 1016

IPR2020-01003

Page 4 of 10

AUTHOR INDEX

- Adler, M. S., 324, 550
 Agraz-Guerena, J., 209
 Ahmad, K., 646
 Ahn, S., 394
 Akasaka, Y., 189
 Alders, B., 478
 Alonas, P. G., 307
 Amantea, R., 564
 Ameurlaine, J., 430
 Anderson, C., 264
 Anderson, E. R., 650
 Anderson, J. R., 133
 Anderson, R., 617
 Anderson, W. A., 86, 90
 Anderson, W. T., Jr., 290, 389
 Andrews, A. M., 505
 Antoniazzi, J. L., 430
 Asbrock, J., 680
 Ashikawa, M., 348
 Ayers, W. R., 546
 Bahraman, A., 205
 Baliga, B. J., 324, 661
 Ballantyne, J. M., 120
 Bark, M. L., 290
 Barnes, J. J., 66
 Bedair, S. M., 250
 Bell, B., 408
 Benedek, M., 385
 Bennett, R. H., 136
 Berger, J., 478
 Berning, D. W., 671
 Bhar, T. N., 244
 Bhatti, I. S., 30
 Black, W., Jr., 226
 Blackburn, D. L., 671
 Blais, P. D., 588
 Blazo, S., 408
 Blouke, M. M., 412, 415
 Bluzer, N., 624
 Borrello, S. R., 496
 Botez, D., 630
 Bouknight, J. L., 74
 Breitzmann, J. F., 412, 415
 Brewer, R. J., 610
 Broers, A. N., 1
 Bulucea, C., 42
 Burgett, C. B., 510
 Burrus, C. A., 112
 Buss, D. D., 496
 Butler, J. K., 634
 Butlin, R. S., 136
 Capio, C. D., 591
 Card, H. C., 653
 Carlo, J. T., 415
 Cartier, C., 86
 Cascone, M., 526
 Chaffee, E. G., 542
 Chan, E. Y., 653
 Chan, W. W., 340
 Chang, S., 205
 Chang, T. H. P., 50, 58
 Chapman, R. A., 496
 Chatterjee, P. K., 352
 Chen, T. C., 108
 Christou, A., 290, 389
 Clark, S. K., 96
 Clifton, B. J., 124
 Cohen, M. J., 247
 Cook, P. W., 472, 492
 Cooke, H. F., 133
 Cramer, A., 54
 Crandall, R. S., 630
 Crawford, F. W., 168
 Credelle, T., 264
 Critchlow, D. L., 50
 Crook, D. L., 444
 Cross, E. F., 275
 Crowder, B. L., 54
 Dandi, R. A., 396
 Dapkins, P. D., 650
 Darley, H. M., 62
 Darwish, M., 16
 Davey, J. E., 290
 de Graaff, H. C., 333
 de Groot, J. G., 333
 Delahoy, A. E., 86
 Delaney, J. B., 634
 Dennard, R. H., 472, 492
 Dental, A. G., 112
 Derbenwick, G., 226
 Dey, S. K., 86
 Deyhimy, I., 617
 Dhaka, V., 468
 Dingwall, A. G. F., 193
 Dodson, D. J., 294
 Döhler, G., 400
 Donohue, T. P., 58
 Dornan, B. R., 630
 Dupuis, R. D., 650
 Dutton, R. W., 66, 230
 Eastman, L. F., 364, 381
 Eck, R. E., 513
 Eden, R. C., 6, 617
 Edwall, D. D., 617
 El-Mansy, Y. A., 20
 Elmasry, M., 217
 Ephrath, L. M., 54
 Estreich, D., 230
 Evans, S. J., 396
 Falce, L. R., 156
 Faricelli, J., 144
 Feil, M., 603
 Felix, P., 517
 Feng, T., 93
 Fishman, C., 93
 Forrest, J. R., 282
 Frey, J., 144
 Friz, W., 404
 Froess, P., 377
 Fu, H.-S., 352
 Fuellmann, M., 575
 Fukuda, H., 129
 Fukui, H., 140, 560
 Fukushima, Y., 279
 Fuoss, D., 657
 Gaenssen, F. H., 492
 Gallagher, D., 400
 Gammel, J. C., 120, 381
 Garrett, I., 646
 Gautier, J., 476
 Gelpey, J., 522
 Ghosh, A. K., 93
 Gilbert, D. M., 307
 Gladstone, J. M., 373
 Göttler, E., 607
 Grobman, W. D., 54, 58
 Groshart, G., 404
 Grung, B. L., 78
 Grüter, O., 607
 Guterman, D., 340
 Hall, A., 534
 Hall, J. E., 412, 415
 Halvorson, R., 340
 Hamdy, E., 217
 Harada, Y., 129
 Hareng, M., 258
 Hariu, T., 598
 Harker, K. J., 168
 Harper, D. H., 34
 Harris, J. S., Jr., 247, 617
 Hasegawa, O., 642
 Hashimoto, N., 348
 Hashimoto, T., 279
 Hashizume, G., 272
 Hatzakis, M., 58
 Hauser, J. R., 250
 Heald, D., 468
 Heasell, E. L., 310
 Heaton, J. L., 302
 Henderson, H. T., 680
 Hewitt, B. S., 385
 Higgins, J. A., 368
 Hill, W., 368
 Hirad, T., 189, 360
 Hoefflinger, B., 463
 Hoendervoogt, R. M., 510
 Horiba, Y., 189, 213
 Horiuchi, M., 336
 Horiuchi, S., 360
 Hosoya, T., 185
 Houston, T. W., 62
 Hower, P. L., 568
 Hsieh, J. J., 628
 Hughes, A. J., 136
 Hunter, W. R., 54
 Hyland, S. L., 90
 Iida, S., 676
 Izuka, H., 177
 Izuka, T., 222
 Immorlica, A. A., Jr.
 Ipri, A. C., 46
 Ishibori, K., 538
 Ishikawa, H., 26
 Iwai, H., 487
 Iwai, T., 356
 Iwasa, S., 522
 Jackson, B., 579
 Jelsma, L. F., 38
 Jerke, J., 437
 Jones, R., 244
 Judraprawira, S., 381
 Jung, A. R., 530
 Kakehi, M., 638
 Kao, Y. C., 568
 Kapoor, A., 680
 Karp, A., 546
 Kato, S., 213
 Katto, H., 336
 Kiehl, R. A., 286
 Kijima, K., 189
 Kikuchi, M., 181
 Kim, J. K., 90
 Kinch, M. A., 496
 Kirkpatrick, C. G., 328
 Kitamura, N., 638
 Klar, H., 603
 Koch, T. L., 501
 Kohyama, S., 177
 Konaka, M., 487
 Kormos, D. A., 510
 Koshiga, F., 148
 Koyanagi, M., 348
 Kubalek, E., 463
 Kuvas, R., 368
 Ladany, I., 630
 Lamb, D. R., 522
 Lambe, J., 261
 Lamorte, M. F., 250
 Langan, J. D., 594
 Langford, D., 268
 Lanir, M., 421
 Lanyon, H. P. D., 316
 Law, H. D., 116
 LeBerre, S., 258
 Lee, C. C., 449
 Lee, T. P., 112
 Leung, B. C., 193
 Li, C. T., 377
 Lien, E. L., 164
 Lin, H. C., 624
 Liu, S. T., 522
 Longo, R. T., 152
 Love, R. P., 664
 Luhn, H. E., 54, 58
 Lynch, D., 373
 Mabbitt, A. W., 646
 Maeding, D. G., 513
 Maille, J., 430
 Mandal, R. P., 600
 Manoly, A. E., 534
 Marciniec, J., 522
 Marcus, R. B., 591
 Marshak, A. H., 312
 Marshall, D., 522
 Martinelli, R. V., 556
 Matsuo, S., 185
 Matsushita, K., 598
 Marsuyama, T., 676
 McCarthy, S. L., 261
 McElroy, D., 340
 Meakin, J. D., 235
 Mente, J. R., 534
 Menzel, E., 463
 Merckel, G., 476
 Merilainen, C. A., 594
 Merrill, R. B., 613
 Mertens, R., 320
 Milano, R. A., 650
 Miley, D., 404
 Mills, T. G., 294
 Miram, G. V., 164
 Mitchell, K. W., 250, 254
 Moats, R., 400
 Mochida, Y., 676
 Moll, J., 478
 Moulin, M., 517
 Murakami, K., 213
 Muramoto, S., 185
 Mürau, P. C., 452
 Murphy, R. A., 124
 Naito, M. 560
 Nakamura, T., 26
 Nakano, K., 116
 Nakano, M., 356
 Nakano, T., 213
 Nakata, H., 189
 Narduzzi, J. M., 275
 Nihira, H., 487
 Ning, T. H., 472
 Nishi, Y., 487
 Nishiuchi, K., 26
 Nishizawa, J., 676
 Noble, W. P., Jr., 483
 Nyssen, P., 337

SUB-MICRON POLYSILICON GATE CMOS/SOS TECHNOLOGY

A. C. Ipri

RCA Laboratories
David Sarnoff Research Center
Princeton, NJ 08540

ABSTRACT

A process sequence incorporating the lateral diffusion of Boron into polycrystalline silicon for the fabrication of CMOS/SOS transistors and integrated circuits is described. The resulting polysilicon gate dimensions and channel lengths are typically between 0.2 μm and 2.0 μm . Yield values associated with these narrow polysilicon lines are shown to be equal to present 5 μm yield values. Ring oscillators have been fabricated having 0.5 μm channel lengths which exhibit propagation delays of 200 ps at 5v. In addition, 10 stage dynamic binary counters have also been fabricated having 0.5 μm channel lengths and a maximum input frequency of 600 MHz at 12v and 200 mW was attained.

INTRODUCTION

Short channel MOS transistors have been fabricated using diffused channel processes⁽¹⁾ as well as V-groove approaches.⁽²⁾ Narrow gate MOS transistors, on the other hand, have been fabricated using e-beam direct exposure⁽³⁾ as well as overetching techniques⁽⁴⁾. Another technique for achieving very narrow polysilicon lines was described by Nicholas⁽⁵⁾ et.al. and makes use of the non-etchability of heavily boron doped silicon. This technique has the distinct advantage of being a high yield technique and hence permits the fabrication of integrated circuits containing many sub-micron gate devices. This approach also permits the fabrication of symmetric devices as well as complementary devices (CMOS).

FABRICATION

The fabrication sequence is shown in Fig. 1. Using ion-implantation, the starting substrates are doped to various levels depending upon the final gate length. An SiO_2 layer of typically 100-500 Å is grown followed by the deposition of a Si_3N_4 layer of similar thickness. The nitride layer is used to minimize the interaction of the subsequent boron diffusion with the SiO_2 layer. Polysilicon is deposited followed by an SiO_2 deposition and photo-step to define the SiO_2 and polysilicon. The wafers are then exposed to a boron diffusion at 900°C using BN. Only the exposed edges of the polysilicon are doped with boron to a depth which is dependent on the time and temperature. After the boron diffusion, the SiO_2 masking layer is removed and the undoped polysilicon is removed using a KOH-alcohol solution. The Si_3N_4 layer is removed and the sources

and drains are implanted using boron and phosphorus or arsenic to a level of $1-4 \times 10^{15}/\text{cm}^2$. A final SiO_2 layer is deposited over the surface of the wafers, the implants are activated at 900°C for 15 minutes, contacts are opened, and the wafers are metallized.

As can be seen from Fig. 1, it is possible to fabricate either single or multiple gate transistors depending upon the polysilicon mask pattern. Figure 2 shows an SEM photomicrograph of a finished array. Narrow polysilicon lines are shown crossing epi-silicon islands and, in turn, being crossed by aluminum. The continuity yield of narrow polysilicon lines having widths between 0.10 μm and 1.5 μm was measured as a function of length and number of epi-silicon crossunders and the results are given in Fig. 3. These data indicate that there is essentially no yield degradation over this range. In addition, comparison of these results with previous measurements using photolithographic definition techniques⁽⁶⁾ indicates that the continuity yield is only a function of the width of the initial polysilicon pattern (in this case 5.0 μm) not the final polysilicon width.

DEVICE CHARACTERISTICS

Typical D.C. devices characteristics for transistors having polygate dimensions of 0.5 μm are shown in Fig. 4. Dual gate, n-channel devices ($L_{SD}=1.0 \mu\text{m}$) generally exhibit initial breakdown at about 10-15 volts while single gate devices show similar effects at about 5-8 volts. P-channel devices are, of course, somewhat better. N-channel device leakage currents for 0.5 μm channel lengths are typically 0.5 nA per micrometer of channel width while p-channel devices have typical leakages of about 0.1 nA per micrometer of channel width.

PERFORMANCE CHARACTERISTICS

Ring oscillators have been fabricated using the narrow gate process and typical results are shown in Fig. 5. Both dual gate devices and single gate devices were fabricated on the same wafer, and stage delay ratios were about 2 to 1. The shortest propagation delays observed to date have been in the 150 to 200 ps range for 0.5 μm gate lengths. Shorter gate length devices have been made but the leakage currents have been substantially higher than the 0.5 μm devices and the propagation values were about the same.

Ten stage dynamic binary counters have also been fabricated with this process. The maximum input frequency for counters having 0.5 μm single gate devices was 600 MHz and the variation with supply voltage is shown in Fig. 6. At 5v the counters operated at about 200 MHz. The dependence of power dissipation with the maximum input frequency is shown in Fig. 7 and it can be seen that the average power dissipation at 200 MHz and 5v is about 8 mW while at 600 MHz and 12v the power dissipation increases to about 200 mW.

- (1) H.J. Sigg, G.D. Vendelin, T.P. Cauge, J. Kocsis, "D-MOS Transistor for Microwave Application," IEEE Transactions on Electron Devices, Vol. 19, #1, pp. 45-53, Jan. 1972.
- (2) T.J. Rodgers, J.D. Meindl, "V-MOS: High Speed Compatible MOS Logic," IEEE Journal of Solid State Circuits, Vol. 9, pp.239-250, Oct. 1974.
- (3) M.T. Elliott, M.R. Splinter, A.B. Jones, J.P. Reekstin, "Size Effects in E-Beam Fabricated MOS Devices," 1977 IEDM Technical Journal, pp. 11A-11B, Dec. 1977.
- (4) R.H. Dennard, F.H. Gaensslen, H. Yu, L. Rideout, E. Bassous, A.R. LeBlanc, "Design of Ion-Implanted MOS FET's with Very Small Physical Dimensions," IEEE Journal of Solid State Circuits Vol. 9, #5, pp. 256-268, Oct. 1974.
- (5) K.H. Nicholas, H.E. Brockman, I.J. Stemp, "Fabricated of Sub-Micron Polysilicon Lines by Conventional Techniques," Applied Physics Letters, Vol. 26, #7, pp. 398-399, April 1975.
- (6) A.C. Ipri, J.C. Sarace, "Integrated Circuit Process and Design Rule Techniques," RCA Review, Vol. 38, pp. 323-350, Sept. 1977.





Figure 1 Narrow-gate CMOS/SOS process sequence



Photomicrograph of narrow-gate array

Figure 2




Continuity yield of narrow polysilicon lines crossing-over epi silicon steps

Figure 3

RCA

SG-968 #4
 $L_{SD} = 0.5 \mu\text{m}$



SINGLE GATE DEVICES

Figure 4 Single and dual gate device characteristics for polysilicon widths of $0.5 \mu\text{m}$




Figure 5 Narrow-gate ring oscillator performance




Figure 6 Maximum input frequency versus supply voltage for narrow-gate dynamic counters





Figure 7 Power dissipation versus input frequency for single gate and dual gate dynamic binary counters



SMIC Ex. 1016

IPR2020-01003

Page 10 of 10