

Fundamental and High-Speed Topics



Brent Keeth • R. Jacob Baker Brian Johnson • Feng Lin

IEEE Press Series on Microelectronic Systems Stuart K. Tewksbury and Joe E. Brewer, Series Editors

> Netlist Exhibit 2029 SK hynix Inc., et al. v. Netlist, Inc. IPR2020-01044 Page 1 of 4

To Susi, John, Katie, Gra To Julie, Kyri, To Cassandra, Parker, S To Hui, Luan, a To Leah and N

Copyright © 2008 by the Institute of Electrical and Electronic Engineers, Inc. All rights reserved.

Published by John Wiley & Sons, Inc., Hoboken, New Jersey. Published simultaneously in Canada.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 750-4470, or on the web at www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, (201) 748-6011, fax (201) 748-6008, or online at http://www.wiley.com/go/permission.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives or written sales materials. The advice and strategies contained herein may not be suitable for your situation. You should consult with a professional where appropriate. Neither the publisher nor author shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

For general information on our other products and services or for technical support, please contact our Customer Care Department within the United States at (800) 762-2974, outside the United States at (317) 572-3993 or fax (317) 572-4002.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic format. For information about Wiley products, visit our web site at www.wiley.com.

Wiley Bicentennial Logo: Richard J. Pacifico

Library of Congress Cataloging-in-Publication Data is available.

ISBN 978-0-470-18475-2

Printed in the United States of America.

10 9 8 7 6 5 4 3 2 1

Sec. 9.1 Introduction



Figure 9.1 b) Setup and hold timing diagram for data.

Timing uncertainty is another challenge for data capture and processing. A clock path that runs between the clock (or strobe) pads and capture latches may include a clock receiver, timing adjust circuits, and a clock distribution network (or clock tree). Data and *C/A* paths, on the other hand, can be much shorter with only input buffers. With different electrical lengths, the input paths are no longer source synchronous internally. Furthermore, process, voltage, and temperature (PVT) variations introduce excessive jitter, and even post-production trimming may not be sufficient as the timing margin shrinks. One way to retain the clock and data relationship is by matched routing all the way from the pads to the capture points. On-chip, closed-loop synchronization or input path "de-skewing" is another approach. For instance, data training, either slaved to the host memory controller or conducted inside the DRAM itself, can greatly improve the capture timing and ensure reliable data capture over PVT variations. Timing alignment methods are addressed in Section 9.3 and Section 9.5.

Besides increasing I/O speed, prefetching multiple bits of data can improve memory throughput significantly without sacrificing internal array cycle time. A 4n- or 8n-Prefetch widens the internal bus compared to the external data bus. SIPO (series in parallel out) circuits and pipelines can cooperate with input circuits to tailor the incoming data into the internal buses based on the decoded commands and programmable Write latency. Control logic for the internal data path is discussed in Chapter 12. This chapter starts with input receiver design.

195

Chap. 11 Timing Circuits

(Chapter 10), clock distribution networks, and one or more de-skewing circuits. Latency control (Chapter 12) and power delivery (Chapter 13) must also be considered when designing the timing circuits. Although high-speed circuit design for de-skewing is the focus of this chapter, each piece along the critical timing path inevitably interacts with the core sync circuits and contributes to the overall timing budget. Several critical timing specs, such as t_{AC} , t_{DQSQ} , t_{DQSS} , CAS latency, data setup and hold, etc., can be determined through the analysis. Therefore, the design of clock synchronization circuits are integral to the overall system; design modifications and improvements are necessary to accommodate increasing clock speed.

So, how is the design of synchronization circuits impacted by increasing clock frequencies? First, the timing margins shrink with a shorter clock cycle time. In turn, the clock and data alignment must be more precise and tolerate less jitter. Because both the rising and falling edges are utilized. duty-cycle distortion jeopardizes the accuracy of data processing. Second, clock domain crossing becomes more of a problem due to timing uncertainty arising from clock skew and short cycle time. With the inherently slow transistors and minimum number of metal layers of a DRAM process. clock and power delivery is a challenge: ground bounce, voltage bumps. and noise from cross coupling degrade timing. Last but not least, impedance mismatch and inter-symbol interference (ISI) degrade signaling, which necessitates on-die calibration and training. Advanced packaging technology must be considered and modeled in the design flow to analyze timing and power delivery. Since cost remains the primary concern for DRAM manufacturers, design trade-offs must be made between cost and performance, simplicity, and scalability.

Historically, sync circuitry first appeared in DDR SDRAM, in which the clock frequency was approximately 66–133 MHz. A simple digital delay-locked loop was used to synchronize the clock with output data. High-performance GDDR4 DRAMs have pushed speeds up to multi-gigahertz range, while scaling cycle times down to less than 1 ns. Achieving such high speeds requires enormous complexity in the sync circuit and system design. However, variability in the lock time, tuning range, resolution, jitter, power, and layout can greatly impact overall system performance.

Based on various design choices, sync circuitry can be implemented using digital or analog, open or closed loop methodologies or any combination thereof. The two most common sync circuits in use today are the delaylocked loop (DLL) and the phase-locked loop (PLL). The DLL is widely used in memory interfaces for its simplicity and good jitter performance. An alternative approach is the PLL, which is usually found in communication systems and microprocessors for clock data recovery and frequency synthesis. Both the DLL and PLL are closed-loop systems with a reference and

Sec. 11.1 Introduction

feedback signal. The biggest differen DLL merely passes the reference sign a PLL generates a new signal that is the reference signal.

Although both the DLL and PLI PLL is rarely used in high-speed DRA

- 1. Increased complexity
- 2. Stability issues inherent in a hig
- 3. Need for frequency locking
- 4. Longer lock time

Unlike the PLL, jitter in a DLL i lack of jitter circulation, which occu input jitter may directly pass to the DL low-jitter reference signal, a well-des performance as a PLL for clock synch

An analog approach generally i (VCDL) and a charge-pump phase de However, an all-digital DLL (ADDLL ability and portability across DRAM gate delay remains fairly constant as an all-digital design can be reused w for test and debug, an issue which ca DRAM design. Good stability over pr variations is another plus because it tion. A register-controlled DLL [1, ADDLL design is addressed in detail

A higher performance DRAM g saving modes. To resume normal modes, the sync circuit must be reloc Lock time of a sync circuit becomes implementations usually surpass an open-loop architectures such as sync ring counter delay (RCD) can achiev they lack fine timing resolution. A c measure-controlled delay (MCD), ha quick initialization with a closed-loo perature tracking after initial lock. Vo duced by the power saving in DRA needed for high-speed operation. P traded for better overall timing perfor

252