Alpert, Ph.D., Donald

July 20, 2018

1 UNITED STATES PATENT AND TRADEMARK OFFICE _____ BEFORE THE PATENT TRIAL AND APPEAL BOARD _____ SK HYNIX INC., SK HYNIX AMERICA INC., and SK HYNIX MEMORY SOLUTIONS INC. Petitioners, v. NETLIST, INC. Patent Owner. -----Inter Partes Review No. IPR2018-00303 U.S. Patent 9,535,623 DEPOSITION OF DONALD ALPERT, Ph.D. Washington, D.C. July 20, 2018 9:58 a.m. Job No. 43798 Reported by: Michele E. Eddy, RPR, CRR, CLR

Henderson Legal Services, Inc.

202-220-4158

www.hendersonlegalservices.com Netlist, Inc. Exhibit 2006 Page 1 Netlist Exhibit 2031 SK hynix Inc., et al. v. Netlist, Inc. IPR2020-01044 Page 1 of 218

Alpert, Ph.D., Donald

July 20, 2018

```
2
1
                  Deposition of DONALD ALPERT, Ph.D.,
 2
    held at the offices of:
 3
               MORRISON & FOERSTER LLP
                2000 Pennsylvania Avenue, Northwest
 4
               Suite 600
               Washington, D.C.
                                   20006
5
               (202) 887-1500
б
               Pursuant to Notice, before Michele E.
7
    Eddy, Registered Professional Reporter, Certified
8
    Realtime Reporter, and Notary Public in and for
9
     the District of Columbia.
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
```

Henderson Legal Services, Inc.

202-220-4158

```
3
1
                     APPEARANCES
 2
3
     ON BEHALF OF THE PETITIONERS:
 4
               WONJOO SUH, ESQUIRE
5
               Sidley Austin LLP
               1501 K Street, Northwest
6
 7
               Washington, D.C.
                                  20005
8
               Telephone: (202) 736-8000
9
               wsuh@sidley.com
10
11
    ON BEHALF OF THE PATENT OWNER:
12
               MEHRAN ARJOMAND, ESQUIRE
13
               Morrison & Foerster LLP
14
               707 Wilshire Boulevard
               Los Angeles, California 90017
15
16
               Telephone: (213) 892-5200
17
               marjomand@mofo.com
18
19
20
21
22
23
24
25
```

Henderson Legal Services, Inc.

202-220-4158

			4
1	EXAMINATION INDEX		
2		PAGE	
3	EXAMINATION BY MR. ARJOMAND	5	
4	EXAMINATION BY MR. SUH	173	
5			
6			
7			
8			
9	EXHIBITS		
10	(Previously marked and referred to)		
11	DEPOSITION EXHIBIT	PAGE	
12	Exhibit 1001 U.S. Patent No. 9,535,623	11	
13	Exhibit 1003 Declaration of Dr. Donald Alpert	7	
14	Exhibit 1014 U.S. Patent Application No.	8	
15	2008/0098277		
16	Exhibit 1015 U.S. Patent Application No.	8	
17	2008/0155378		
18	Exhibit 1016 U.S. Patent Application No.	8	
19	2008/0147897		
20	Exhibit 1017 U.S. Patent No. 8,139,430	99	
21			
22			
23			
24			
25			

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
5
 1
                     PROCEEDINGS
 2
                       Washington, D.C.
 3
                         July 20, 2018
 4
 5
                     DONALD ALPERT, Ph.D.
 6
    having been duly sworn, testified as follows:
 7
            EXAMINATION BY COUNSEL FOR PATENT OWNER
 8
    BY MR. ARJOMAND:
 9
               Please state your name for the record.
          0
10
          Α
               It's Donald Alpert, A-L, P like Peter,
11
    E-R-T.
12
               Good morning, Dr. Alpert. Is there any
          0
13
    reason why you can't testify truthfully today?
14
               No, there's no reason.
          Α
15
               And there any reason why you can't
          Q
16
    testify competently today?
17
               No, there is no reason of that.
         Α
18
          Q
               Dr. Alpert, how many times have you been
19
    deposed?
20
          Α
               To the, kind of, best of my general
21
    recollection, I would say probably about 15 times,
22
    maybe 15 to 20.
23
          0
               Okay. And do you recall how many of
24
     those times were related to an IPR proceeding?
25
          Α
               Probably about -- I think about four,
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

6 1 maybe five previous ones. 2 Okay, great. 0 3 So it appears that you may be familiar 4 with a deposition in an IPR proceeding, but let me 5 just go over a few ground rules. 6 I'm going to be asking a number of 7 questions today, and your answers will be recorded 8 by the court reporter here. I ask that you 9 respond to my questions with a verbal answer since 10 the court reporter can't record nodding of the 11 heads. Is that okay? 12 Yes, that's fine. Α 13 You understand that you can't take a 0 14 break or consult with your counsel while a 15 question is pending unless it involves a question of privilege? 16 17 А Yes, that's my understanding. 18 Q You understand that you cannot consult with your counsel regarding your testimony during 19 20 any of the breaks today? 21 А Yes, I understand that. 22 Dr. Alpert, did you meet with counsel in Q 23 preparation for today's deposition? 24 А Yes, I did. 25 Whom did you meet with? 0

Henderson Legal Services, Inc.

202-220-4158

```
7
 1
          Α
               With Mr. Suh.
 2
               And when did you meet with Mr. Suh?
          Q
 3
               Yesterday.
          Α
 4
               For how many hours did you meet with
          Ο
 5
     Mr. Suh?
 6
          Α
               It was about five hours.
 7
               Okay. Did you spend any additional time
          0
 8
    preparing for today's deposition beyond the five
9
    hours that you met with Mr. Suh?
10
          Α
               Yes, I did.
11
               How many hours did you spend preparing
          0
12
     for the deposition?
13
               I would estimate about 10 to 15 hours.
          Α
14
          0
               So would it be fair to say that you
15
     spent roughly a total of 15 to 20 hours in
16
    preparation for today's deposition?
17
               MR. SUH: Objection to form.
18
          А
               That sounds like it would be fairly
19
     accurate.
20
               Did you review any documents in
          0
21
     preparation for today's deposition?
22
               MR. SUH: Objection to form.
23
          Α
               Yes, I did.
24
             (Exhibit 1003 was previously marked
25
     and referred to.)
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
8
 1
          0
               Did you review your declaration, Exhibit
 2
     1003, in preparation for today's deposition?
 3
               Yes, I did.
          Α
 4
             (Exhibit 1014 was previously marked
 5
    and referred to.)
 6
          0
               Did you review Exhibit 1014, the
 7
    Hazelzet reference, in preparation for today's
 8
    deposition?
 9
          Α
               Yes, I did review that.
10
             (Exhibit 1015 was previously marked
11
    and referred to.)
12
               Did you review Exhibit 1015, the Amidi
          0
13
    reference, in preparation for today's deposition?
14
               Yes, I did.
          Α
15
             (Exhibit 1016 was previously marked
16
    and referred to.)
17
               Did you review Exhibit 1016, the Talbot
          Q
18
    reference, in preparation for today's deposition?
19
               Yes, I did.
          Α
20
               And did you review Exhibit 1017, the
          0
21
    Buchmann reference, in preparation for today's
22
    deposition?
23
          Α
               Yes, I did review Buchmann.
24
          0
               Dr. Alpert, do you understand that this
25
     inter partes review was instituted by the Board?
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

9 1 Α Yes, it's my understanding there was a 2 decision issued. I think it's called an 3 institution decision. I believe that's probably 4 what you're referring to. 5 0 Correct. 6 And did you review the institution 7 decision in preparation for today's deposition? Yes, I did. 8 Α 9 Were you aware that the patent owner Q 10 filed a preliminary response prior to the institution decision? 11 12 Yes, I have seen a document like that, Α 13 and it's my understanding that would have been 14 filed prior to the Patent Board's decision. Were you -- strike that. 15 Q 16 Did you review the patent owner's 17 preliminary response in preparation for today's 18 deposition? 19 Yes, I did. Α 20 Did you review the petitioner's petition 0 21 in preparation for today's deposition? 22 Α Yes, I also reviewed the petition. 23 Q Is there any other document that you 24 reviewed for preparation for today's deposition 25 that I have not referenced yet?

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
10
 1
               MR. SUH: Objection to form.
 2
          Α
               Yes.
 3
               What are those documents?
          Q
 4
               Off the top of my head, there were
          А
 5
    several other exhibits that were filed with the
 6
    petition.
                I don't think I remember exactly which
 7
    ones I looked at, but they were not among the
 8
    particular references that you mentioned so far.
 9
               Do you recall their names?
          Q
10
          Α
               One I recall, I believe, was something
11
    like Hutsell, I think H-U-T-S-E-L-L. There were
12
     some exhibits that included file history
13
     information about the -- I guess the '623 patent
14
     is what we're talking about today. And I do
15
    believe I reviewed deposition testimony that I
16
    gave last year for -- I believe it was 837 IPR.
17
          Q
               Okay.
18
               Do you recall reviewing any other
19
    documents beyond what I've asked you about and
20
    your previous answer?
21
               I do generally recall reviewing -- I
          Α
22
    believe I reviewed other documents from the
23
    exhibit list, but I don't think I could identify
24
     them specifically just sitting here right now.
25
          0
               Okay.
                      Thank you.
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

11 1 And do you recall reviewing any 2 documents outside of the exhibit list beyond what 3 you've testified today? 4 No, not that I recall. Α 5 Dr. Alpert, are you aware that there's a Ο 6 co-pending ITC proceeding with this inter partes 7 review proceeding? 8 Α Yes, I'm generally aware there is some 9 type of investigation, I guess it's called, by the 10 ITC. 11 Did you review any documents associated 0 12 with that co-pending ITC proceeding in preparation 13 for today's deposition? 14 Α No. 15 Dr. Alpert, we've been referring to this Q 16 as an IPR proceeding. To be specific, this IPR is 17 IPR number 2018-00303 for U.S. Patent Number 18 9,535,623. I am placing Exhibit 1001 from this 19 IPR in front of you. And this is the U.S. Patent 20 Number 9,535,623. 21 (Exhibit 1001 was previously marked and 22 referred to.) 23 0 I'm going to be referring to this patent 24 as the '623 patent. Is that okay? 25 Α Yes, that's fine.

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

12 1 0 I'll set forth some additional terms to 2 make this deposition go smoothly. I'll be 3 referring to a person of ordinary skill in the art 4 as a POSITA. Is that okay with you? 5 Yes, that's fine. Α 6 Ο Do you understand a person of ordinary 7 skill in the art to be the person of ordinary 8 skill in the art at the time of the invention? 9 Yes, that's my understanding. Α 10 Ο Let me place in front of you Exhibit 11 1003, your declaration in this IPR proceeding. 12 Dr. Alpert, I would like to direct you 13 to paragraph 42 of your declaration. Take a 14 moment to review that paragraph. 15 Α (Document review.) 16 I've reviewed paragraph 42. All right. 17 Q Thank you. Did you use June 12th, 2009, as set 18 19 forth in paragraph 42 of your declaration, as the 20 time of invention? 21 Yes, that was what I assumed. Α 22 Q And from this point on, when I refer to 23 the time of invention, will you understand it is 24 as of June 2009? 25 А Yes. I don't see any reason that any

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

13 1 question would come up about that. If there is 2 some reason that I wanted to clarify either the 3 question or something I was saying, I would raise 4 it at the time. 5 Q Thank you. 6 Please turn to paragraph 43 of your 7 declaration. And if you can take a moment to 8 review that paragraph. 9 Α (Document review.) 10 Okav. I have reviewed that. 11 0 Great. 12 Dr. Alpert, how did you go about 13 determining the level of skill in the art as set 14 forth in paragraph 43 of your declaration? 15 Well, I considered the field of the Α 16 technology and the specific characteristics of the 17 disclosed embodiments and the invention. And in 18 considering that, I also have been familiar with 19 the education of people studying electrical 20 engineering, computer systems that would have been 21 an appropriate background for this patent, and 22 based on -- as well as on my experience in 23 industry, I had some idea of about how much 24 experience -- practical experience I thought 25 someone would need to be able to understand this

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
14
 1
    patent.
 2
               Is there anything else beyond your
          0
 3
    previous testimony that you relied upon to
 4
    determine the level of skill in the art as set
 5
     forth in paragraph 43 of your declaration?
 6
          Α
               No.
                    I think that covers it.
 7
          0
               And are the conclusions that you have
    reached in this declaration, Exhibit 1003, based
 8
 9
    on the level of skill that you set forth in
10
    paragraph 43 of your declaration?
11
               MR. SUH: Objection to form.
12
               Yes, what I've described in paragraph 43
          Α
13
     is the level of skill that I assumed in my
14
     analysis.
15
          Q
               In determining the level of ordinary
16
     skill in the art, Dr. Alpert, did you consider
17
    prior art solutions to the types of problems
18
    encountered by a person of ordinary skill in the
19
     art?
20
          Α
               When you're asking about prior art
21
     solutions, do you mean like specific references or
22
     just general knowledge and experience that someone
23
    might have?
24
          0
               Well, let's break it up. Let's start
25
    with specific references.
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

15 1 Α No, I don't recall considering any 2 specific references. 3 And did you consider the experience that Q 4 someone might have in determining the level of 5 ordinary skill in the art in this proceeding? 6 Α Yes, I did consider what would have been 7 the general knowledge and experience that a person 8 would have to understand the patent. And as I 9 explained here, I believe the level that I 10 summarized would be appropriate. 11 And what was the basis for you to 0 12 determine that general knowledge and experience? 13 Well, you know, I've had several decades Α 14 of experience in the industry, working on various 15 types of computer systems, projects, hiring, 16 supervising and training new college graduates and 17 kind of junior engineers, and I'm familiar with 18 the textbooks, both from teaching at universities 19 as well as from looking at newer textbooks from 20 time to time. 21 When was the last time that you taught 0 22 at a university? 23 А I believe it was around 2004. 24 0 And when was the last time that you 25 performed a project in the computer industry,

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

16 1 specifically a paid project? 2 My belief is around 2008. Α 3 Do you recall what that project was? Q 4 А Yes. 5 What was it? Ο I was retained as a consultant by a 6 Α 7 company -- a start-up company called Montalvo 8 Systems, M-O-N-T-A-L-V-O. 9 Q And was the start-up company project 10 pertaining to a memory module? 11 MR. SUH: Objection to form. 12 It was directed toward microprocessors Α 13 that would be used in conjunction with memory 14 modules. 15 In determining the level of ordinary Q skill in the art, did you consider the rapidity 16 17 with which inventions are made in this field? 18 А I don't recall specifically considering 19 that, but I have been familiar through 20 conferences, through other work that I have done, 21 through textbooks, and understanding how the field 22 has advanced. Dr. Alpert, what do you believe to be 23 0 24 the field of the '623 patent? 25 Α Well, looking at the patent, in

Henderson Legal Services, Inc.

202-220-4158

		17
1	column 1, it looks like lines about 21 to 26, the	
2	patent describes, it says, "The Field of the	
3	Disclosure," and it says, "The present disclosure	
4	relates to the operation of memory modules.	
5	Specifically, the present disclosure relates to a	
6	memory module capable of handshaking with a memory	
7	controller of a host system." And I believe	
8	that's a useful summary.	
9	Q In determining the level of ordinary	
10	skill in the art, did you consider the	
11	sophistication of the technology at issue here?	
12	A I considered the disclosure in the	
13	claims. I don't know if that falls under the	
14	scope of the technology at issue.	
15	Q Well, I guess my question was more	
16	directed to the sophistication of the technology	
17	at issue. So let me maybe ask you this way.	
18	Would you consider working on a	
19	processor to be a more sophisticated technical	
20	challenge than working on a memory module?	
21	A You know, it's a very broad question. I	
22	think it would depend on the nature of the work	
23	that was being performed on. Sounds like two	
24	different projects there.	
25	Q But from your experience with processors	

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

18 1 and your discussions in your declaration about 2 your experience with memory modules, which would 3 you say involves more sophisticated technology? 4 I don't think I would have a general Α 5 answer to that question. 6 0 What do you think is the sophistication 7 level of memory module technology? MR. SUH: Objection. Form. 8 9 Again, it's a very broad question. Α Ι 10 don't think I would have a single answer that 11 would characterize that. 12 Let me ask you this. Does a person of 0 13 ordinary skill in the art need to have a Ph.D. to 14 understand the technology that's associated with a 15 memory module? 16 Well, I would say generally I don't Α 17 think a person needs to have -- you know, requires 18 a specific credential or degree in order to be 19 able to understand a particular technology or to 20 do productive work. 21 So you think that a person without any 0 22 technical training could understand the operations 23 of a memory module? 24 MR. SUH: Objection. Mischaracterizes 25 testimony.

Henderson Legal Services, Inc.

202-220-4158

```
19
 1
          Α
               No, I wasn't -- I didn't mean to say
 2
     that. I don't know if it sounded that way.
 3
               But it is your position that a person of
          Q
 4
     ordinary skill in the art would need technical
 5
     training to understand the operations of a memory
 6
    module.
              Correct?
 7
               Yes. And, in particular, I documented
          Α
 8
    the level that I thought would be appropriate to
 9
    understand the '623 patent.
10
          0
               Do you believe that there are aspects of
11
    memory module technology that are more complicated
12
     than processor technology?
13
               MR. SUH: Objection to form.
14
               I would say that there are certain
          Α
15
     aspects of memory module technology that are more
16
    complicated than certain aspects of -- processor
17
    technology I believe was the question?
18
          Q
               Correct.
19
               What would those aspects be as you sit
20
    here today?
21
               MR. SUH: Objection to form.
22
          А
               Well, one example that comes to mind is
23
     just the physical aspects of designing the module
24
     and particularly the issues of the signal
25
     integrity that are involved in communicating
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

20 1 information throughout the module -- and, let's 2 say, for example, DRAM chips could be a module 3 with those types of chips -- is, in fact, quite 4 a -- quite a challenging problem, especially given 5 the kind of market-driven constraints, say, for 6 cost on that. In a processor, let's say one of 7 the simpler aspects might be just running and 8 analyzing the results of some, say, basic 9 instruction tests. 10 0 What's your understanding of signal 11 integrity in the context of memory module 12 technology? 13 It's my general understanding that it's Α 14 one of the -- one of the significant technical 15 challenges of developing modules and, 16 particularly, being able to develop both the 17 components and standards for modules so they can 18 be widely produced using chips from different 19 vendors. 20 What is signal integrity? 0 21 Signal integrity would involve the Α 22 reliable communication of information. 23 0 And is the issue of signal integrity for 24 a memory module related to the communication 25 between the memory controller and the memory

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

21 1 module? 2 Α That would be one aspect, yes. 3 What would be other aspects? Q 4 Within the module itself, the signals А 5 need to be -- say, the command address and data 6 signals, clocks, need to arrive at all of the 7 memory chips that would be on a module. 8 0 Are there any other aspects beyond 9 signal integrity that are more complicated in 10 memory module technology than processor 11 technology? 12 Objection. MR. SUH: Form. 13 Α Another example that comes to mind is 14 that it can affect -- be quite challenging to test 15 the memory module either at production or in a 16 system. And, again, I would say some aspects of 17 that issue of the testing are more complicated 18 than certain simpler aspects of processor 19 technology. Again, I would use the example of 20 just running some kind of straightforward 21 instruction tests on the processor just to check 22 the results. 23 0 I see. 24 What aspects of -- strike that. 25 What makes testing the memory module

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

22

1 challenging?

2 Well, one characteristic would be the Α 3 nature of the faults that might arise. Some of 4 them might just be the metal on the connectors. 5 Others might relate internally to some errors that 6 might come about because of the circuits and the 7 physical structures that are used to implement the 8 memory and the circuits to access the memory. And 9 that can be, I think, quite a complex task to 10 analyze those issues. And then, of course, the 11 testing would need to be done efficiently. It can 12 take an excessive amount of time and incurs both 13 cost and potentially downtime of the system to do 14 the testing. 15 Going back to signal integrity, what Q 16 makes that challenging in the context of memory 17 modules? 18 А I would say primarily it's the speed at 19 which the signals are communicated. 20 Are there any other reasons that make 0 21 signal integrity challenging for a memory module? 22 There can be issues involved with cross Α 23 talk or other type of interference between 24 different signals that would be routed on the 25 module. That's another example.

Henderson Legal Services, Inc.

202-220-4158

```
23
 1
          0
               So when you refer to cross talk, is that
 2
    cross talk between memory devices on the memory
 3
    module?
 4
                    In this context I was talking about
          А
               No.
 5
    cross talk between signals that are being routed,
 6
    for example, on different metal traces on the
 7
    memory module.
 8
          0
               I see.
 9
               Could you explain to me what the issue
10
     of cross talk is in that context.
               Well, a signal on -- that's being routed
11
          Α
12
    on one metal trace may affect the integrity of a
13
     signal on another metal trace that may cause it to
14
    be either recognized incorrectly or to cause some
15
     influence on a second signal that would affect
16
    the -- either the value or the -- kind of noise
17
     immunity, noise susceptibility on that second
18
     signal.
19
               Is that due to the fact that the lines
          0
    are in such close proximity to each other?
20
21
          А
               It would be related to the proximity of
22
     the lines as well as the speed.
23
          Q
               I see.
24
               Would it also be related to the length
25
     of the traces or the lines?
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

24 1 Α The issues of signal integrity are 2 related to the length. At the moment, sitting 3 here, I don't recall whether the length has 4 particularly an impact on the cross talk. 5 0 I see. 6 So, from your experience, typically what 7 are the measures that -- strike that. 8 From your experience what are the 9 measures that are typically taken to ensure signal 10 integrity in the context of memory modules? 11 MR. SUH: Objection to form. 12 Well, one aspect is that there would be Α 13 extensive amounts of simulation and 14 characterization -- simulation of the design, 15 characterization of the prototypes. There would 16 also be some issues on the specification, for 17 example, to ensure that certain speeds were 18 satisfied. There would be issues of the so-called 19 termination of the signals to try to avoid 20 reflections, for example, that could be a problem. 21 And there can also be, say, adjustments 22 of the circuits that are used to interface the 23 signals, adjustments related to the drive 24 strength, for example. 25 Are those adjustments done in the design 0

Henderson Legal Services, Inc.

202-220-4158

		25
1	phase, or are they done during the operation of	
2	the memory module itself?	
3	A Well, thinking back specifically, there	
4	was I was the manager of architecture for a	
5	project at Intel around the year 2000 that was a	
6	chipset. It was called the 815. And, in	
7	particular, that there's a memory controller	
8	that's part of that chipset. And there was a new	
9	interface being designed for that memory	
10	controller to work with 133-megahertz memories.	
11	And, as I recall, there were various	
12	parameters that could be tuned. Particularly, I	
13	remember some resistors that would be in the	
14	drivers, and those that information was highly	
15	simulated. And, as well, after the chips were	
16	manufactured, the characteristics of those drivers	
17	were measured both in electronic testers as well	
18	as in systems. So the say a particular	
19	resistor value could be selected. It could either	
20	be kind of what they call like a burning a fuse at	
21	the time of manufacturing or potentially be	
22	adjusted based on the characterization in a	
23	particular system.	
24	Q Are there any actions taken by a memory	
25	module during its operation to ensure signal	

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

26 1 integrity? 2 MR. SUH: Objection. Form. 3 Maybe I can explain my question a little Q 4 better. 5 I feel from your previous answer that 6 most of the discussion was directed to actions 7 that designers take during the design of a memory 8 module to ensure that once the memory module is 9 utilized, it operates with good signal integrity. 10 Is there anything that is done, say, in 11 real time, when the memory module is operating, to 12 ensure good signal integrity? 13 MR. SUH: Same objection. 14 Well, there is certain testing that Α 15 could be done when a system is first powered on as 16 well as during the operation of a system that 17 would relate, for example, to training and 18 calibrating some of the signals being communicated 19 within the module. 20 So can you explain what that testing is. 0 There are tests -- just, for example, 21 Α 22 what I -- what I recall were the -- say, for 23 example, a -- a clock signal may be adjusted in 24 such a way as ensuring that the data is -- data or 25 control information is received reliably at the --

Henderson Legal Services, Inc.

202-220-4158

		27
1	say, for example, at a DRAM chip.	
2	Q Could you explain a little bit more?	
3	I'm not sure I'm following.	
4	A Well, many of the chips in production	
5	for the past ten years are synchronous, say	
б	particularly for dynamic RAMS. So the information	
7	that the chip receives, in particular, the, say,	
8	address and commands, are received synchronously	
9	with a clock. And depending on the differences in	
10	routing of those signals, the clock versus the	
11	address and command either on the module or	
12	based on variations within the manufacturing and	
13	temperature or current conditions of the chip	
14	in order to receive information reliably, it's	
15	necessary that the clock be in the appropriate	
16	phase with the information that's being received	
17	so that it can be, say, for example, sampled in a	
18	latch or flip-flop.	
19	Q So upon power on, the memory module	
20	tests the clock signal?	
21	MR. SUH: Objection. Mischaracterizes	
22	testimony. Outside the scope.	
23	A Within the memory module, there would be	
24	tests that were performed that would be used to	
25	adjust the clock signal such that the information	

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
28
 1
    would be communicated reliably with respect to --
 2
    to the clock that's being used to synchronize the
 3
    DRAM.
 4
               How would the memory module test to
          0
 5
     adjust the clock signal?
 6
               MR. SUH: Objection. Outside the scope.
 7
    Mischaracterizes testimony.
 8
          Α
               One way that I've seen is that there can
 9
    be information that's sent together with the
10
    clock, and then the DRAM can report back whether
11
     there are some errors associated. So what I've
12
    seen is that, actually, first it will adjust the
13
    clock to the point that there would be about
14
     50 percent errors, and that's a way of determining
15
     that the data is actually being received in the
16
    middle of a clock phase or too close to the edge
17
    and then the clock delay will be backed off such
18
     that the information can be communicated reliably
19
    with respect to the adjusted clock.
20
               So is this test done by the memory
          0
21
    module -- strike that.
22
               Is this test done by logic on the memory
23
    module, or is it done by the memory controller in
24
     communication with the memory module? Let me ask
25
     that question again.
```

Henderson Legal Services, Inc.

202-220-4158

	2	9
1	When you previously testified that there	
2	can be information that's sent together with the	
3	clock, who sends that information?	
4	MR. FUSCHILLO: Objection. Outside the	
5	scope. Calls for a legal conclusion.	
6	A Well, if the information was, for	
7	example, an address, then that would come from the	
8	processor or another bus master. It could be	
9	information that would be a command, such as a	
10	precharging or opening a page in a DRAM device	
11	that would come from the memory controller, and	
12	it's possible to have a some type of a buffer	
13	circuit on the module itself that would be used to	
14	generate the signals that go to the DRAM.	
15	Q I see.	
16	So when you previously testified the	
17	DRAM can report back whether there are some	
18	errors, it would be either reporting back to such	
19	a buffer device or to the memory controller?	
20	A From my experience, yes, it could be	
21	either.	
22	Q We've been talking a little bit about	
23	the clock. What else, in your experience, is	
24	typically tested upon power-up or initialization	
25	in a memory module?	

Henderson Legal Services, Inc.

202-220-4158

30 1 Α Well, we did talk about the clock and 2 how that might be adjusted, but, generally, that 3 would be related to reliable communication of 4 address commands and data to the memory chip. So 5 all of that communication would be tested. It's 6 also possible to test the reliability of the data 7 array itself. 8 So if the clock is not properly adjusted 0 9 upon power-on or initialization, what happens? 10 MR. SUH: Objection. Form. 11 I'm not sure that I -- that I Α 12 understand. Do you mean what happens in a system, 13 what would happen if it weren't adjusted? Can you 14 be a little bit clearer? 15 Yes. Let me try to rephrase the Q 16 question. 17 So we've been discussing the importance 18 of ensuring that the clock is properly operating. 19 Do you recall that testimony? 20 Α Yes. 21 And so if the clock is not properly Ο 22 operating, what happens on the memory module? 23 MR. SUH: Same objection. 24 А Well, generally, if the clock were not 25 properly adjusted so that the information could be

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
31
 1
    communicated reliably, then there would be errors.
 2
     There would be accesses to the -- potentially, to
 3
    incorrect words or locations of the memory array,
 4
    or potentially the wrong data could be sent or
 5
    received to the memory chip and internally to the
 6
    array.
 7
          0
               Are there any other errors, as you sit
 8
    here, that you believe could occur if the clock is
 9
    not properly functioning?
10
          Α
               Not that I can think of right at the
11
    moment.
12
               What would you call the error that is
          0
13
    associated with a clock that's not properly
14
     functioning? Is there a term of art for that?
15
          Α
               At the moment nothing -- no specific
16
     term comes to mind.
17
          Q
               Would you call it a synchronization
18
     error?
19
               MR. SUH: Objection. Form. Calls for
20
     speculation.
21
               I believe it might be called that.
          Α
                                                     If
22
    someone used that term, I would want to understand
23
    more specifically what they meant by it.
24
          Q
               What do you understand that term to
25
    mean?
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
32
 1
          Α
               Well, synchronization would generally
 2
     imply that two circuits are able to operate off of
 3
     a common clock and that information can be
 4
     communicated reliably; that the delays are such
 5
     that the clock can be effectively used to operate
 6
     the circuits together and at the same time.
 7
          0
               Would there be a synchronization error
 8
     if signal integrity is not properly addressed on a
9
     memory module?
10
               MR. SUH:
                        Objection.
                                     Form.
11
          Α
               I would say one type of error could be a
12
     synchronization error.
13
               Do you have the '623 patent in front of
          0
14
     you?
15
          Α
               Yes.
16
               Have you read the '623 patent in its
          Q
17
     entirety?
18
               Yes, I have.
          Α
19
               And have you read its claims?
          0
20
               Yes, I have.
          Α
21
               Are you familiar with its prosecution
          0
22
    history?
23
          Α
               I am generally, yes.
24
          Ο
               Did you read the '623 patent's
25
    prosecution history?
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

33 1 Α I have reviewed it. I wouldn't say I 2 necessarily read every word in it. 3 Fair enough. Q 4 MR. ARJOMAND: We've been going for 5 about an hour. I would like to get into a new 6 area right now. Would you like to take a break 7 before we do so? 8 THE WITNESS: Yes. If it's a good 9 breaking point, I think it would be good to do it 10 now. 11 MR. ARJOMAND: Great. Off the record. 12 Discussion off the record. 13 (A brief recess was taken.) 14 MR. ARJOMAND: Back on the record. 15 BY MR. ARJOMAND: 16 Dr. Alpert, I'm placing in front of you Q 17 Exhibit 1014, the Hazelzet reference. 18 So, what I would like to do is go 19 through the elements of claim 1 of the '623 patent 20 and ask you what you're pointing to in Hazelzet 21 set for meeting those elements. So if you would 22 like to open up the '623 patent, claim 1, which I 23 believe is in front of you. 24 Dr. Alpert, do you see that claim 1 25 recites a memory module?

Henderson Legal Services, Inc.

202-220-4158

34 1 Α Yes. 2 What elements are you relying on in 0 3 Hazelzet as meeting the claim element "memory 4 module"? 5 (Document review.) Α 6 I was just consulting with the 7 declaration in order to refresh my memory, and I 8 don't know how much detail you wanted to go into, 9 but in paragraph 122 -- it's on page 52 -- it does 10 indicate that Hazelzet -- and I don't know if 11 that's the correct pronunciation, it's just a 12 habit I've developed -- discloses dual in-line 13 memory modules -- it's capital D, capital, I, 14 capital M, capital M -- configured to operate with 15 a memory controller. Then it lists certain 16 citations, and there's additional information in 17 the following paragraphs. 18 Q But as you sit here today, is there --19 when we're looking -- strike that. 20 Can you turn to figure 2 of the Hazelzet 21 reference. Are you relying on element 20 in 22 figure 2 of the Hazelzet reference as meeting the 23 memory module recitation of claim 1 of the '623 24 patent? 25 Α (Document review.)

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

35 1 So, yes, I was -- just to make sure I 2 get the right element number -- but in 3 paragraph 38 of Hazelzet, it does say, second 4 sentence, "In this figure 2, the server comprises 5 a novel DIMM," D-I-M-M, "20." And so element 20 6 from figure 2 is a memory module. 7 Q Thank you. 8 While we're here on figure 2, what is 9 your understanding of the memory interface chip 10 18? 11 (Document review.) Α 12 The memory interface chip 18, I believe, 13 a person of ordinary skill in the art would 14 recognize that to be a chip that drives the 15 information between the controller and the DIMMs, 16 and, in particular, because there may be a large 17 number of DIMMs, it's important to provide that 18 electrical amplification. So the memory controller 19 would be 19 0 20 unable to drive the DIMMs without the memory 21 interface chip 18? 22 Α It would depend on the memory capacity 23 whether the -- whether it's necessary to have that 24 driving. It would also depend on the frequency of 25 operation, whether that was required.

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
36
 1
          0
               Is there a certain capacity, from your
 2
    knowledge in the art, that, once met, requires a
 3
    chip-like memory interface chip 18?
 4
               Well, just based on my recollection of
          Α
 5
    chipsets from Intel, I believe they -- that they
 6
    were commonly limited to four DIMMs before some
 7
     type of -- some type of interface chip performing
 8
    the function that I've mentioned would be
 9
    required.
10
          0
               So more than four DIMMs requires a
11
    memory interface chip 18?
12
               That's my recollection of Intel
          Α
13
    products. Again, that might depend on the
14
     environment, you know, kind of the cost structure
15
     and form factors associated with personal
16
    computers as opposed to some other systems.
17
          Q
               Are there four DIMMs shown in figure 2
18
     of Hazelzet?
19
          Α
               (Document review.)
20
               I just wanted to hear the question
21
     again.
22
                         (Record read.)
23
          Ά
               I don't see -- and I've looked briefly,
24
     say, at paragraph 39, and I also don't see a
25
    description that there are four DIMMs shown in
```

Henderson Legal Services, Inc.

202-220-4158
Alpert, Ph.D., Donald

July 20, 2018

37 1 figure 2. 2 0 Okay. Thank you. 3 Still focusing here on figure 2 of 4 Hazelzet, what is 15 in figure 2? 5 In figure 2 there's two elements labeled Α 15 or, I should just say, at least two sets of 6 7 conductors that are for communicating data. 8 And what is 16 in figure 2 of Hazelzet? 0 9 Α (Document review.) 10 Sorry, the question again. 11 (Record read.) 12 Α 16 is labeled that it's command and 13 check bits that are communicated. 14 0 So, 16, between the memory controller 15 and the memory interface chip, is a conductor that 16 communicates command and check bits between those 17 two elements? 18 Sorry, between which elements again? Α 19 0 Let me ask the question again. 20 So 16 is a conductor that communicates 21 command and check bits between the memory 22 controller and the memory interface chip? 23 Α Yes. And there's also a path for the 24 command and check bit 16 to arrive at the 25 ECC/Parity register 21.

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

38 1 0 Is there a difference between the conductor 16 -- strike that. 2 3 Is there a difference in conductor 16 4 between the memory interface chip and the memory 5 controller and conductor 16 between the memory 6 interface chip and the ECC/Parity register 21? 7 Α The information on those paths would be 8 The memory interface chip would be -the same. 9 would have stronger drivers to communicate that 10 information. 11 So when you say that the memory 0 12 interface chip would have stronger drivers, is the 13 signal speed between memory interface chip and the 14 ECC/Parity register 21 higher than the signal 15 speed between the memory controller 19 and the 16 memory interface chip 18? 17 MR. SUH: Objection. Mischaracterizes 18 the testimony. 19 Α Yes, I'm not sure what you mean by 20 "speed." Can you help me understand? 21 Well, what I'm trying to understand is, 0 22 does -- does the conductor 16 between the memory 23 interface chip 18 and the ECC/Parity register 21 24 operate at a higher bit rate than the conductor 16 25 between the memory controller 19 and the memory

Henderson Legal Services, Inc.

202-220-4158

39 1 interface chip 18? 2 Α No. I believe a person of ordinary 3 skill in the art would understand that the 4 operating speed of communication would be the same 5 for those. 6 Just going back to a previous question, 7 I did notice -- in terms of whether there are 8 multiple DIMMs depicted, something that I noticed 9 is that on the right side of figure 2, it shows 10 another DIMM port. So it's like 15A and 16A, 11 we've been talking about. 12 So I believe a person of ordinary skill 13 in the art, looking at this figure, would 14 understand that there are more DIMMs present. And 15 also in paragraph 42 of Hazelzet the first 16 sentence says, "It should be understood that 17 although only one DIMM" -- it says 10 and 20 --18 "is shown in figures 1 and 2, that in actuality 19 the server would contain many such DIMMs." 20 0 Thank you. 21 So turning back to conductor 15 in 22 figure 2, would the data rate between the memory 23 interface chip 18 and the ECC/Parity register 21 24 be different than the data rate between the memory 25 controller 19 and the memory interface chip 18 on

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

40 1 conductor 15? 2 Α No. I believe a person of ordinary 3 skill in the art would understand those to be the 4 same -- communicating information at the same 5 rate. 6 0 And can you explain to me what element 7 17 is in figure 2 of Hazelzet? 8 So line 17 is a clock. Α 9 And is there any difference between line 0 10 17 with respect to ECC/Parity register 21 and the 11 memory interface chip 18 on one hand and memory 12 controller 19 and the memory interface chip 18 on 13 the other hand? 14 MR. SUH: Objection to form. 15 Again, I believe a person of ordinary Α 16 skill in the art would understand that both of 17 those clock signals are operating at the same 18 frequency and are used synchronously. 19 So, as you sit here today, would you say 0 20 that conductors 15, 16, and 17, between the 21 ECC/Parity register 21 and the memory interface 22 chip 18, are identical to conductors 15, 16, and 23 17 between memory controller 19 and the memory 24 interface chip 18? 25 Α Well, as I heard the question, I think

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

41 you're asking whether -- that those would be 1 2 identical. And I don't believe a person of 3 ordinary skill in the art would understand that 4 there's a single metal trace, for example, that's 5 used for both kind of segments of communicating 6 that information. 7 0 Correct. 8 I was just going to say, just for Α 9 example, you know, 15, between the memory 10 controller and the memory interface chip, would 11 not necessarily be the same as 15, you know, the 12 same metal, continuous metal line of trace between 13 the memory chip and the ECC/Parity register 21. 14 Well, what I'm trying to get at is, 0 15 maybe for the -- to make it simpler, let's call 16 15, 16, and 17 a link between the memory interface 17 chip 18 and memory controller 19. Do you 18 understand that? Just as a --19 Α I would say as I -- I think we can use 20 that as a code word, not implying any specific 21 technical content that might be associated with 22 any --23 Q Yes, it's just for a naming -- just for 24 purposes of us to be able to communicate easily, 25 I'm just calling it a link. I'm calling 15, 16,

Henderson Legal Services, Inc.

202-220-4158

42

1 and 17, between memory interface chip 18 and 2 memory controller 19, a link, just for us to --3 Okay. Well, I'll understand that when Α 4 you say "link," that that's what you're referring 5 to. 6 0 That's in the context of figure 2 here. 7 Α Okay. Thank you. 8 Then let's also say that when I refer to 0 9 a link between the ECC/Parity register 21 and the 10 memory interface chip 18, I'm referring to 11 conductors 15 and 16 and 17 between those two 12 elements. Do you understand? 13 Α Yes. 14 0 So are there any operational differences between the link -- strike that. 15 16 Are there any operational differences on 17 one hand with respect to the link between the 18 ECC/Parity register 21 and the memory interface 19 chip 18 and on the other hand the link between the 20 memory controller 19 and the memory interface chip 21 18? 22 Α You know, sitting here right now, I 23 don't remember anything described for the memory 24 interface chip that would indicate a difference in 25 how those two interfaces operate.

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

43 1 0 Those two links? 2 Α Yes, the two links coming -- both of 3 which are coupled to the memory interface chip. 4 I see. Q 5 So is truly the memory interface chip designed to simply drive the signals harder? 6 Is 7 that its sole purpose? 8 Α Yes, I believe that's what a person of 9 ordinary skill in the art would understand. 10 0 And is it typically positioned off of 11 the memory module, as shown here in figure 2? 12 Examples that I can think of would be on Α 13 the motherboard, so off of the memory module, yes. 14 0 And when we discuss -- strike that. 15 When we previously had discussed issues 16 related to signal integrity, would that apply with 17 regard to the distance between the memory 18 controller and the memory interface chip on the 19 motherboard? 20 Α I don't remember exactly what we talked 21 about before, but just in this context, the signal 22 integrity for that what you've called a link would 23 be a concern, and that would be related, in part, 24 to the length of the traces that were between the 25 memory controller and the memory interface chip.

Henderson Legal Services, Inc.

202-220-4158

		44
1	Q And would there be a similar concern	
2	with regard to signal integrity between the memory	
3	interface chip 18 and the ECC/Parity register 21	
4	in figure 2 of Hazelzet?	
5	A There would be a concern. Whether it's	
б	similar or not, I haven't I haven't given that	
7	much thought. There is also the data between the	
8	module and the memory interface chip on 15 which	
9	is shown as being communicated with the SDRAMs and	
10	not the ECC/Parity register 21.	
11	Q Correct.	
12	When I try to use the naming convention	
13	of a link to describe 15, 16, and 17 between	
14	memory interface chip 18 and memory controller 19,	
15	I sense that you paused a little bit. Is there a	
16	technical understanding to the term "link"?	
17	A There is a a usage in the field of	
18	networking, at least, that I think has also been	
19	used in computer systems. So that was what did	
20	give me pause, whether or not, in fact, it would	
21	be understood necessarily to be a link.	
22	Q So you wouldn't collectively call	
23	conductors 15, 16, and 17 between memory interface	
24	chip 18 and memory controller 19 a link?	
25	A Sitting here right now, I wouldn't, but	

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

45 1 if I went and perhaps looked at a dictionary or 2 some textbooks, I might find that appropriate. 3 Is your answer the same with regard to Q 4 15, 16, and 17 between ECC/Parity register 21 and 5 the memory interface chip 18? 6 Α Yes, it would be the same. 7 Let's turn back to the claim language of 0 8 claim 1 of the '623 patent. Do you see that it 9 recites a module controller? 10 А I do see that, yes. 11 On what element or elements in Hazelzet 0 12 are you relying to meet the claim language of a 13 module controller in claim 1 of the '623 patent? 14 Again, just referring to my report to Α 15 help my recollection and make sure I -- you know, 16 I answer as accurately as I can, in paragraph 127 17 the report says that Hazelzet discloses an -- and 18 it's in quotes here, "ECC/Parity register," which 19 is the claimed module controller. 20 Okay. Continuing on with the claim 0 21 language, do you see that it recites a module 22 controller having an open drain output? 23 Α Yes, I do. 24 0 And what element or elements of Hazelzet 25 are you relying upon to meet the claim language

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
46
 1
     "an open drain output" in claim 1 of the '623
 2
    patent?
 3
               THE WITNESS: Okay. Can I just hear
 4
     again, hear the question.
 5
                         (Record read.)
 6
          Α
               There is a signal -- I see it shown on
 7
     4B, figure 4B -- which is called a UE,
 8
    uncorrectable error. And that is the open drain
 9
    output that satisfies the other requirements --
10
    well, it -- that I'm pointing to from the claim.
11
               Are you relying upon the signal UE as
          0
12
    meeting the open drain output?
13
               I'm relying on that as being the parity
          Α
14
    error signal that is driven by the module as an
15
    open drain output.
16
               So let me just ask the question again.
          Q
17
    Are you relying on the UE signal as an open drain
18
     output?
19
               MR. SUH: Objection.
                                      Form.
20
          А
               (Document review.)
21
               Just looking at figure 7A, at least for
22
    the example on the left, the UE output is
23
     identified as being on the DIMM pin 4.
                                              So the UE
24
     signal is driven by an open drain -- sorry, an
25
     open drain driver from the module on, at least in
```

Henderson Legal Services, Inc.

202-220-4158

47 1 this example, pin 4. I don't know if all the 2 other examples line up to the same pin number. 3 Is there any other pin in figure 7A that Q 4 would output the UE signal? 5 (Document review.) Α 6 It does show a pin number 142 in the 7 right-hand column as well, so either of those. 8 0 So is it your understanding that the UE 9 signal would be output onto pins in figure 7A? 10 Α Yes, that's my understanding. There's 11 two signals -- two versions of that signal that 12 would be reflecting the configuration of the DIMM 13 where there were two of the buffer registers, one 14 on each side of the DIMM. 15 I see. So turning back to figure 2 of Q 16 Hazelzet, your understanding is that element 20 17 has an ECC/Parity register 21 on one side and an 18 ECC/Parity register 21 on its opposite side? 19 Α (Document review.) 20 Okay. If I can hear the question again. 21 (Record read.) 22 Ά Okay. So it's my understanding that 23 Hazelzet discloses DIMMs that have either one or 24 two ECC/Parity register chips 21. And if I look 25 at paragraph 91, this is -- let's see where that

Henderson Legal Services, Inc.

202-220-4158

```
48
 1
         Well, paragraph 93 explains, it says, "A
     is.
 2
    two-buffer chip configuration 904 is depicted in
 3
     figure 9."
 4
               So is it your understanding that in that
          0
 5
     configuration each ECC/Parity register would
 6
    utilize its own UE pin?
               Yes, that's my understanding.
 7
          Α
                                               I mean,
 8
    specifically, I think you asked me whether -- in
 9
     figure 2, whether there are two buffers.
                                                I don't
10
     think figure 2 gives information to indicate
11
    whether there's one or two buffers on the
12
    particular DIMM that's depicted there.
13
          0
               Okay, great. Thank you.
14
               So since we are discussing the UE pin,
15
    what is your understanding of UE in Hazelzet?
16
               Sorry, just going back to -- I believe
          Α
17
     it was the previous question, I do see on
18
     figure 9 -- I didn't see it in the text, but I do
19
     see on figure 9 that when there are two buffer
20
    registers, the UE outputs are tied together. You
21
     can see that in the middle and the right-hand
22
     figure. So I believe that's at least one
23
     embodiment that's depicted by Hazelzet, and if the
24
     figure 7 showed two pins carrying that, that could
25
    well have been for reliability.
                                       They were
```

Henderson Legal Services, Inc.

202-220-4158

49 1 explanations within the spec, indicating that 2 there might be duplicate connector pins for 3 certain of the signals that could be used if one 4 trace on the edge connector had failed, for 5 example. 6 Okay. And I believe the question was 7 what's my understanding of the UE? 8 0 Yes. 9 Well, the UE is an indication that Α 10 there's an uncorrectable error that has been 11 detected by the ECC/Parity register, could be 12 uncorrectable in parity mode, or it could be 13 uncorrectable in ECC mode. 14 0 When you say "the UE," are you referring 15 to the UE signal? 16 Yes, that that's what the UE signal Α 17 indicates. 18 0 So there's a UE signal on a UE line? 19 Would that be fair? 20 Α Yes. UE signal would be communicated over a line or a trace. 21 22 Turning to figure 4B of Hazelzet, what Q 23 is the UE line that carries the UE signal? 24 А (Document review.) 25 Specifically, the UE line in paragraph

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

50 1 59 is identified, actually, to be an element 110 2 in figure 4B. So at least in terms of what is 3 called a UE line -- it says US there, but the 4 specification indicates that element 110 is the UE 5 line, and that's going between the SEC/DED -- SEC slash DED ECC box 90 and the error logic 100 in 6 7 figure 4B. 8 0 So is it your understanding, as you sit 9 here today, that the UE line is line 110 in 10 figure 4B? 11 That's what the patent refers to as the Α 12 UE line. In terms of -- I believe we got here 13 talking about which is the output, an open drain 14 output. And the open drain output of the module 15 controller and of the module would be the UE 16 signal that's driven on the right side by a 17 buffer 121. 18 Q So would it be fair to say that the UE 19 line in figure 4B is both line 110 and line 121? 20 MR. SUH: Objection. Form. 21 If I referred earlier to a UE line, I Α 22 mean, before I pointed out what I'd read about 23 110, then in that previous context I was referring 24 to the output of buffer 121. 25 0 So I quess I want to be clear here. In

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
51
 1
    preparing your declaration, Exhibit 1003, what did
 2
     you rely upon for the UE line?
 3
               So looking at paragraph 128, and it's
          Α
 4
     over to -- towards the top of page 59, it
 5
     indicates that the open drain outputs include the
 6
    uncorrectable errors UE, which is 121 in
 7
     figure 4B.
 8
          0
               So would it be fair to say that you
 9
     relied upon UE line 121 in your declaration?
10
          А
                      Just to clarify, the 121 itself is
               Yes.
11
     a buffer.
12
          0
               Oh, I'm sorry, yes.
13
          Α
               I think that's what it's pointing to,
14
     the triangle shape there.
15
               I guess, paragraph 59, that you were
          Q
16
     referencing, refers to error lines 120 and 121.
17
     So, once again, would it be fair to say that
18
     you're relying on UE line 121 in your declaration?
19
          Α
               Yes.
                     Line 121 --
20
          0
               Okay.
21
               -- is the uncorrectable error.
          Α
22
          Q
               Line.
23
               Why is it --
          Α
24
          0
               No, it's the uncorrectable error line.
25
     Correct?
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
52
 1
          Α
               Yes.
 2
               Thank you.
          0
 3
               And does uncorrectable error line 121
 4
     carry any address information?
 5
               It does not carry any addresses.
          Α
 6
          0
               Does it carry any command information?
 7
          А
               No, it doesn't carry commands.
 8
          0
               And focusing on figure 4B of Hazelzet,
9
     does UE line 121 go to memory cells?
10
          А
               I don't recall any disclosure that it
11
    would go to the memory chips or the cells within
12
     them.
13
               So would it be fair to say that UE line
          0
14
     121 doesn't carry data to memory cells?
15
                          Objection.
               MR. SUH:
                                      Form.
16
                      The UE line 121 doesn't carry data
          Α
               Yes.
17
     to the -- I think you're referring probably to the
18
    memory cells of the DRAM chips?
19
          0
               That could be one, yes, but ...
20
          Α
               And I don't see any other types of
21
     latches or other types of memory that it carries.
22
          Q
               Thank you.
23
               So, Dr. Alpert, what's an uncorrectable
24
     error?
25
                          Objection to form.
               MR. SUH:
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
53
 1
          Α
               Well, generally, errors that occur and
 2
    are detected can fall into either of two
 3
    categories. One is that the errors can be
 4
     corrected, and the second category is errors that
 5
     cannot be corrected.
 6
          0
               And is that understanding of
 7
    uncorrectable error that you testified about --
 8
     strike that.
 9
               Is your definition of uncorrectable
10
    error consistent with Hazelzet's discussion of
11
    uncorrectable error?
12
          Α
               Yes, it is.
13
          0
               So how do uncorrectable errors arise in
14
     the operation of a memory module?
15
               MR. SUH: Objection to form.
16
               Is your question specifically focused on
          Α
17
    Hazelzet, or is it broader?
18
               Let's start broad, and then we can focus
          Q
19
     on Hazelzet.
20
               So how do uncorrectable errors arise in
21
     the operation of memory modules?
22
          Α
               Well, there are various choices for the
23
    type of circuitry and functions that can be used
24
     for detecting and correcting errors.
                                            So I don't
25
    know if you -- maybe you can ask a little more
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

		54
1	specific question.	
2	Q I'm just I'm just I would like to	
3	get your understanding of how uncorrectable errors	
4	arise in the operation of memory modules.	
5	A Okay. Well, let me just give an	
6	example. One that's sometimes used is that the	
7	information, whether it be data or address and	
8	commands, can be augmented with some additional	
9	bits, sometimes called check bits. And there are	
10	certain types of coding where that redundant	
11	information can be used to determine whether an	
12	error has occurred. And there are within that	
13	class of coding, sometimes called hamming codes,	
14	H-A-M-M-I-N-G, there are certain types of codes	
15	where there's sufficient redundant information	
16	that in the presence of an error, the correct	
17	information can be recovered.	
18	So, for example, in Hazelzet it shows a	
19	block that's called a SEC/DED, and that would	
20	indicate to a person of ordinary skill in the art	
21	that it's using a code that's capable of	
22	correcting single errors all single errors and	
23	detecting all double errors.	
24	Q Well, I guess my question is directed to	
25	how do these errors arise that you would need	

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

55 1 circuitry like 90 to address them? 2 Α Well, some errors can occur as a result 3 of cosmic rays, particularly a concern for, say, 4 financial servers that might be located at high 5 altitudes. I know people go to Denver to conduct 6 a lot of experiments for that purpose. So that's 7 one example of what could cause an error to occur 8 in a bit of a memory chip. 9 So is the error that occurs related to 0 10 the transmission of address or command signals 11 from the memory controller to the memory module? 12 Α That example I gave would be No. 13 related to changing the state of the DRAM cell 14 within the chip, the data value within the DRAM 15 cell. 16 0 Oh, the cosmic rays would specifically 17 impact the memory cell itself? 18 А That's at least the mode of Yes. 19 failure I'm familiar with. They're quite powerful 20 I would expect it's possible that it events. 21 could cause other types of failures, like you say, 22 address. But, of course, there's -- so much more 23 of the silicon area is devoted to the memory cells 24 that it's more likely to -- that a cosmic ray 25 would strike the cell array rather than some of

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

56 1 the peripheral circuitry. 2 0 I see. 3 So is your understanding of Hazelzet 4 that it's directed to addressing errors associated 5 with cosmic rays impacting the memory cells of the 6 DRAMs? 7 MR. SUH: Objection. Mischaracterizes 8 testimony. 9 Hazelzet -- what's described in Α No. 10 Hazelzet is focused on the address and command 11 signals. 12 0 And so what -- strike that. 13 So how do the errors -- strike that. 14 How do uncorrectable errors arise with 15 respect to address and command signals? 16 Well, errors in general -- I mean, the Α 17 question of whether they're correctable or not 18 depends on the number of them and the type of 19 coding scheme. 20 0 Right. 21 Α Errors in general can occur from some 22 disturbance in the power, for example. Could be 23 the result of the temperature changing and 24 affecting the operation of the driving and 25 receiving circuitry. Voltage, temperature would

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

57 1 be a couple of examples that would commonly be 2 understood to occur in practice. 3 Are there any other examples beyond Q 4 voltage and temperature that you can think of as 5 you sit here today? Well, at any given time there could be 6 Α 7 some noise in the system, maybe something that 8 would occur only rarely that could induce an error 9 that was uncorrectable. I say rarely because if 10 it were something systematic, it would -- you 11 know, it would be expect- -- it should show up in 12 I mean, the testing should be thorough testing. 13 enough to find anything that might be systematic. 14 0 Okay. So would it be fair to say that Hazelzet is concerned with errors associated with 15 16 address and command signals arising from voltage 17 or temperature issues? 18 А Yes. I don't think it's limited to 19 that, but those would definitely be known 20 concerns. 21 Well, what other concerns do you think 0 22 Hazelzet is directed to with regard to errors that 23 arise from command and address signals? 24 А I think I just mentioned there could be 25 some noise that would affect the quality of the

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

58 1 signals on the lines. There could also be a 2 failure of either the driver or receiver of the 3 signals. 4 Anything else, as you sit here today? 0 5 Those are examples that come to my mind А 6 that would have to be dealt with. 7 0 And so are all those examples associated 8 with -- strike that. 9 Are all those examples -- strike that. 10 Do all those examples arise from the 11 communication between the memory controller and 12 the memory module -- well, let me -- maybe I can 13 ask that question more specifically. 14 So is Hazelzet concerned with, in your 15 opinion, errors that arise from transmitting 16 address and command signals between the memory 17 controller and the memory module due to 18 temperature, voltage, noise, and the other examples that you referred to? 19 20 I believe what Hazelzet is Α Yes. 21 disclosing as being the novel part of the 22 invention is ways of protecting the address and 23 command. I think it's understood -- it might be 24 expressly in there, but I think it's understood 25 that the data would be protected as well. Just

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

59 that's been an issue that's been longer solved 1 2 than practiced. 3 Let me direct you to figure 4A of Q 4 Hazelzet. Actually, let me direct you to both 5 figures 4A and 4B. You understand that figures 4A 6 and 4B are showing the ECC/Parity register 21 in 7 figure 2. Is that correct? 8 Α Yes, I was just checking, but it does 9 say -- paragraph 27 says it's a schematic view of 10 the ECC/Parity register. 11 0 Great. 12 So, is it your understanding that the 13 ECC/Parity register 21 can operate in two modes? 14 I would say at least two modes, but Α 15 thinking specifically of a parity mode and an ECC 16 mode. 17 When the ECC/Parity register 21 is Q 18 operating in the parity mode, what is it doing? 19 MR. SUH: Object to form. 20 Generally, it would be receiving address Α 21 Those would be identified as the and commands. 22 32A through 32N on the left side, and it would 23 receive a single bit of parity, which would be 24 shown as 31 on the left side. And that 25 information would be from the address and

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

60 1 commands. The element 21 would generate a parity 2 based on what it received, compare that -- the 3 parity generated to the parity received, and if 4 they don't match, it will recognize -- it will 5 detect a parity error that will be signaled on the 6 UE, line 121. 7 0 So at the start of your answer, you 8 referred to lines 32A through 32N. Do you see 9 that? 10 А Yes. 11 So those are the address and command 0 12 signals -- strike that. 13 So those are the lines that receive the 14 address and command signals? 15 Α (Document review.) 16 If I can hear that question again? 17 Q Let me just ask it again. 18 Okay, sure. А 19 Do lines 32A through 32N in figure 4A of 0 20 Hazelzet receive the address and command signals 21 from the memory controller? 22 Α It's my understanding that they do. Ι 23 was trying to find a specific disclosure of that, 24 which, unfortunately, just looking by eye on the 25 fly I couldn't find that.

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

61 1 0 And is it your understanding that the 2 memory module in Hazelzet, figure 2, is operating 3 under a JEDEC standard? 4 MR. SUH: Objection. Calls for 5 speculation. 6 0 Let me see if I can ask the question in 7 a slightly different way. 8 What I'm trying to get at is, is it your 9 understanding that the address and command signals 10 that are received on lines 32A through 32N appear 11 regularly at every clock cycle during the 12 operation of the memory module? 13 Objection to form. MR. SUH: 14 Well, the address and command would have Α 15 a valid content in conjunction with a chip select, 16 for example. So it might not be on every clock 17 that the contents would have -- be valid or have a 18 meaning. 19 0 If the chip select, for example, Right. 20 is 1, and let's say 1 is not active, you're saying 21 that the address and command signals would not 22 have meaning in that -- in that command. 23 А Yes, that's correct. 24 0 Is that your understanding? 25 But assuming that the chip select is

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
62
 1
     active low, would the signal lines 32A through
 2
     32N -- well, strike that.
 3
               Assuming that the memory module is
 4
     receiving active low chip selects, would data
 5
     lines 32A through 32N be receiving at every clock
 6
     cycle address and command signals that are valid?
 7
          Α
               They could be.
 8
          0
               When you say "they could be," why do you
9
     say "they could be"?
10
          А
               Well, they could be a NOP, I think, is a
11
     command, for example.
12
               Understood.
          0
13
               MR. ARJOMAND: Okay. Let's take a
14
    break.
15
                  (A lunch recess was taken.)
16
     BY MR. ARJOMAND:
17
               Dr. Alpert, during the lunch break did
          Q
18
    you discuss the substance of your testimony with
     counsel here?
19
20
          Α
               No, I don't.
21
               Thank you.
          0
22
               So, Dr. Alpert, let's turn back to
    Hazelzet figures 4A and 4B. Do you have them in
23
24
     front of you?
25
          Α
               I do now, yes.
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

63 1 0 Okay, great. Thank you. 2 So prior to the lunch break we were 3 discussing the parity mode. Is there another mode 4 that the ECC/Parity register 21 can enter into? 5 Yes, there is. Α 6 Ο What mode is? 7 Δ It's called ECC mode. 8 How does the ECC/Parity register 21 --0 9 strike that. 10 How is -- how does the memory module 11 decide between the parity mode and the ECC mode? 12 Α There's an input signal that would 13 select between -- I believe that's shown at the 14 bottom of figure 4B. It's labeled 123. 15 Q And what is the input to that signal 16 123, or that line, I should say, 123. 17 А If we refer to figure 7A again, there is 18 a pin on the module connector -- in this case pin 19 number 7, for example -- indicates ECC mode. 20 Does a human program the memory 0 21 controller to issue a signal that is asserted on 22 that pin to put the memory module into the ECC 23 mode in Hazelzet? 24 MR. SUH: Objection. Calls for 25 speculation.

Henderson Legal Services, Inc.

202-220-4158

64 1 Α The patent does indicate that the mode 2 is programmable and explains that a different 3 app- -- applications could run in different modes, 4 but I don't recall that it said anything 5 specifically about a human being making that 6 decision. 7 But typically you would understand that 0 8 if something is programmable, then that could be 9 programmed by a human. Right? 10 А Yeah, I don't know if typically, but that would be certainly one way of programming a 11 12 value that comes to mind. 13 So you would understand, by Hazelzet's 0 reference to programmability, that a person would 14 15 be able to set the memory module to operate in the 16 ECC mode or the parity mode? 17 Α (Document review.) 18 I was looking for something I didn't 19 find immediately, but I generally recall that the 20 disclosure of Hazelzet indicates that certain 21 modules might, for example, be operated in only 22 one mode or the other. But, generally, the 23 disclosure does indicate that a mode can be -- you 24 know, for at least certain modules, that mode can 25 be programmed between ECC mode or parity mode.

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

		65
1	Q And why is there an option to have both	
2	modes for a memory module in Hazelzet?	
3	A (Document review.)	
4	Sorry, what I was looking for before at	
5	paragraph 38, I did just find at the bottom left	
6	of page 3. It does indicate, it says, "It should	
7	be understood that the chip 21 need not include	
8	both the ECC function and the parity function."	
9	Q And so, just following up on my previous	
10	question, why is there an option for a memory	
11	module in Hazelzet to have both modes?	
12	A (Document review.)	
13	Well, again, without my going back and	
14	reading the whole patent, I do recall that	
15	Hazelzet indicates that there can be a trade-off	
16	between the reliability of the coverage for errors	
17	versus the performance, and the ECC mode would	
18	give a better coverage for errors and the parity	
19	could give better performance.	
20	Q And how would the parity give better	
21	performance?	
22	A The parity mode does not provide the	
23	capability of correcting errors, and so the memory	
24	accesses proceed, and if there is an error that's	
25	found, it's reported later, after the error might	
	Henderson Legal Services, Inc.	

202-220-4158

July 20, 2018

66 1 have had an effect on the system, but there was basically no delays associated with the error 2 3 detection for parity. 4 I see. 0 5 But there would be delays associated 6 with error correction in the ECC mode. Is that 7 correct? 8 Α There can be, particularly when an error 9 is detected and something may be -- an access may 10 be retried. 11 Okay. Would you understand that in the 0 12 situation where a memory module has the option of 13 both being in the parity mode and the ECC mode 14 that it would be able to switch between those two 15 modes depending on the circumstances? 16 Yes, I believe that's possible. Α 17 And so what would be the circumstances 0 18 that would arise for it to switch between one mode 19 to another mode? 20 MR. SUH: Objection. Calls for 21 speculation. 22 Α (Document review.) 23 Well, I found one example of what I was 24 looking for. As I recall, there were several 25 statements like this. It's in paragraph 81. In

Henderson Legal Services, Inc.

202-220-4158

		67
1	the last kind of phrase in the paragraph,	
2	indicates that the "chip 21 will report	
3	information indicating whether ECC has been	
4	bypassed by the application or not," which I	
5	believe is an indication that certain applications	
б	running on the system may use the ECC mode and	
7	certain may use the parity mode.	
8	Q I see.	
9	So your understanding is that when a	
10	certain application is being run, the memory	
11	controller would inform the memory module to be in	
12	the ECC mode or in the parity mode?	
13	A I believe that's consistent with the	
14	disclosures here, yes.	
15	Q And that may and the application	
16	strike that.	
17	The memory controller may make that	
18	decision based on the trade-off between coverage	
19	for errors and performance for a given	
20	application. Is that correct?	
21	A Yes, that would be the trade-off.	
22	Whether it's done by the memory controller or, for	
23	example, the application developer or the OS	
24	vendor, I don't believe it provides any guidance	
25	on that, "it" meaning Hazelzet.	

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

68 1 0 Since we're at paragraph 81 of Hazelzet, 2 let me ask you, at the start of that paragraph, it 3 refers to the "status register block, including 4 ten 8-bit register sets which contain informations 5 on the data input signals," and so forth. 6 What is that referring to? 7 Α Well, there's various tables that follow 8 that paragraph -- I think they're on the next 9 couple pages -- that show the formats for 10 information that would be reported, indicating, I 11 guess, from byte zero up through byte 9 following 12 paragraph 89. So that would be -- I believe it 13 says "8-bit register sets." So I -- I understand 14 it's referring to the registers that are described 15 bit by bit in those tables. 16 Would that 8-bit reporting be done on Q 17 the UE line 121? 18 So let me just ask, when you're saying Α 19 the "reporting," are you asking whether the 20 information that's shown in those tables can be 21 accessed using the UE line? 22 Well, if I understood your previous Q 23 answer correctly, is that 8 bits of information 24 are being provided, and those 8 bits provide 25 information as set forth in the tables on page 9

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

69 1 of Hazelzet. Is that correct? 2 Α Yes, there's ten 8-bit registers, and 3 those are covered on pages 9 and 10. 4 Thank you for that clarification. Q 5 What I was trying to understand was whether those 8- -- those ten 8-bit registers or 6 7 those ten 8 bits of information are expressed on 8 the UE line 121. 9 Yeah, I don't see a disclosure that the Α 10 information of those registers can be accessed 11 through the UE line. 12 Turning back to figure 4B, is it your 0 13 understanding that the information on those 14 registers can be accessed through the I2C bus 122? 15 Α Yes, that's my understanding. I mean, I 16 could look through here to find it in more detail, 17 but it's my understanding that's the way that 18 error information would be obtained, is with 19 the -- yes, the I2C bus. 20 So what is the difference between the UE 0 21 line 121 and the I2C bus 122 in figure 4B of 22 Hazelzet? 23 Α Well, the UE line would indicate the 24 occurrence of an error associated with a memory 25 access, would indicate that back to the memory

Henderson Legal Services, Inc.

202-220-4158

70

1 controller. And the I2C bus is a serial bus that 2 can be accessed by either the central processor or 3 another kind of service or maintenance processor 4 in the system. 5 0 So when you say it's a serial bus, what 6 do you mean by that? Let me ask it more 7 carefully. When you say that the I2C bus 122 is a 8 serial bus, what do you mean by that? 9 It has a -- I believe it's a clock and a Α single data line -- I don't know if it has another 10 11 signal -- that's used to communicate information 12 between some type of a controller or master and 13 other devices that are connected to that serial 14 line. It's been around since about the 1980s. 15 Philips developed. 16 Q And is there a pin in figure 7A where 17 that information is output to? 18 Based on my recollection of the bus --А 19 I'm looking at figure 9, and there are some 20 signals labeled "SCL" and "SDA," which, to the 21 best of my recollection, are the signal names 22 associated with the clock and data line for the 23 I2C. Again, just looking at figure 7A, those are 24 the signal names associated with pins 2 and 3. 25 0 So is there a design reason for Hazelzet

Henderson Legal Services, Inc.

202-220-4158

71 1 to have an error bus 122 in figure 4B? 2 Α Well, I believe a person of ordinary 3 skill in the art would understand it to be useful 4 to have access to the error information and 5 particularly to do it over a standard low-cost 6 serial bus like the I2C. 7 When you just testified that "a person 0 8 of ordinary skill in the art would understand it 9 to be useful to have access to error information," 10 what do you mean by that? 11 Well, as I recall, we've seen that there Α 12 are the ten 8-bit registers. As I recall, there's 13 multiple sets of those for storing the error 14 information associated with multiple errors. 15 There's also a counter that indicates the number 16 of errors that have occurred. 17 Just for my understanding, would this Q 18 register information that you're referring to be 19 asserted on the error bus 122 during either the 20 ECC mode or the parity mode? 21 Well, it would be asserted on that bus Α 22 in response to a request from a bus master like a 23 service processor, and at that path, the I2C bus 24 could be used to access the error register 25 information in either mode, either parity or ECC

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

72 1 mode. 2 So in the case of a parity error when 0 3 the memory module of Hazelzet is in the parity 4 mode, what does line 121 provide and what does 5 error bus 122 provide in terms of information? 6 MR. SUH: Objection. 7 Α Line 121, the UE line, provides an 8 indication of whether a parity error was detected. 9 In the parity mode all the parity errors would be 10 uncorrectable, so that would be the one line that 11 was used to report those errors. 12 And the error bus I2C bus would be used 13 to access information that's stored about the 14 error condition, such as shown in the registers 15 that we talked about previously. 16 So let me ask you that question in the Q 17 context of the ECC mode. So specifically in the 18 case of an uncorrectable error in the ECC mode, 19 what does line 121 provide and what does error bus 20 122 provide in terms of information? 21 You know, I think my answer would be --Α 22 would be very similar. In the ECC mode, line 121, 23 the UE line provides an indication of whether the 24 memory access had an uncorrectable error that was 25 detected, and, similarly, the I2C bus could be

Henderson Legal Services, Inc.

202-220-4158
73 1 used by a master on that bus, such as a service 2 processor, to access the information that's stored 3 in those ten registers. 4 So stepping back and looking at figures Q 5 4A and 4B of Hazelzet, would it be fair to say 6 that in the parity mode, what drives whether there 7 is a signal on the UE line are the inputs 32A 8 through 32N and check bit 025? 9 MR. SUH: Objection to form. 10 Α I don't think I see the latter check 11 bit. 12 Maybe I -- I may have gotten it ... 0 13 (Document review.) Α 14 0 Well, let me ask you more broadly. What 15 do you think are the critical inputs in figures 4A 16 and 4B for having a signal be expressed on the UE 17 line 121 in the parity mode? 18 MR. SUH: Objection to the form. 19 Α Yes, generally, in the parity mode, what 20 happens is that the signals received on 32A 21 through 32N are examined by -- I believe it's by 22 the so-called SEC/DED ECC block 90, which will 23 generate a signal indicating the parity of those 24 bits, and that generated parity will be compared 25 with the parity in, which is shown as 31 on the

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

74 1 left side of figure 4A. And if there's a mismatch 2 between the received parity and the generated 3 parity, then an uncorrectable error will be 4 signaled on line 121. 5 0 And in the ECC mode, what are the key inputs for whether a signal is expressed on UE 6 7 line 121? 8 MR. SUH: Objection to form. 9 So in the ECC mode, the signals Α 10 corresponding to the inputs 32A through 32N and, 11 it looks like, six check bits, 30A through 30E and 12 31, are considered to determine whether there's an 13 uncorrectable error, and if there is an 14 uncorrectable error, then that's indicated on line 15 121. 16 Q Thank you. 17 We've been referring to ECC. What is 18 your understanding of what ECC means? 19 Α ECC stands for an error correcting code 20 or error correction code. 21 What does that mean to you, error 0 22 correction code? 23 А Well, generally, as we talked about 24 earlier, there are various ways of storing 25 redundant information with some data that's being

Henderson Legal Services, Inc.

202-220-4158

75 1 transmitted and to allow the extra redundant 2 information to be used in such a way that if one 3 or more errors occur in the information being 4 stored or communicated, that the correct value can 5 be recovered. 6 0 Let me direct you to figure 8 of 7 Hazelzet. Can you explain to me the top diagram 8 that's referred to as the ECC mode? 9 MR. SUH: Objection to form. 10 0 Let me address the objection. 11 So you are looking at figure 8. 12 Correct, Dr. Alpert? 13 Α Yes, I am. 14 0 Would you say that it shows two timing 15 diagrams? 16 Yes, that's what it's showing. Α Yes. 17 One timing diagram refers to the ECC 0 18 mode. Is that correct? 19 Α Yes. 20 And another timing diagram refers to the 0 21 parity mode? 22 Α Yes. The lower one is indicated as 23 parity mode. 24 0 So could you walk through the top timing 25 diagram, referred to as the ECC mode, for me.

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

76 So in the ECC mode, we can see on the 1 Α 2 left side, that on the clock edge between zero and 3 1, data in check bits are valid. 4 So just to stop you there, data in would Q 5 be the data that's going into lines 32A through 6 32N in figure 4A of Hazelzet? 7 MR. SUH: Objection. Calls for 8 speculation. 9 Α Yes, that's what I believe it 10 represents. 11 Q Okay. 12 And the check bits, so those are valid Α 13 on the clock edge shown between zero and 1. 14 0 Just to stop you there, so those check 15 bits would be the inputs that are coming in lines 30A through 30E and line 31? 16 17 Yes, those are the check bits from Α 18 figure 4A. 19 0 Yes. Thank you. 20 Α Okay. 21 And then at the clock boundary between 2 22 and 3, the data that's coming out, what's called 23 data out, is shown to be valid, meaning that it 24 would have been corrected if that were necessary 25 and possible, and also that the signals CE and UE

Henderson Legal Services, Inc.

202-220-4158

77 1 are also valid and remain so for two clocks. 2 So when you say that "the signals CE and 0 3 UE are valid, " what do you mean by that? 4 Well, the timing diagram indicates that Α 5 they are valid, and so they would, therefore, take 6 on a value of either -- representing either a zero 7 or 1 that corresponded to whether the information 8 that was received had an error that was corrected 9 or had an error that could not be corrected. 10 0 I see. 11 So it appears that there are two clock 12 cycles or so between the validity of the data in 13 and the check bits and the validity of the CE and 14 UE lines. Is that correct? 15 Α Yes. That's what this diagram is 16 showing. 17 And is the reason for those two clock Q 18 cycles, is that element 90 in figure 4B of 19 Hazelzet has to do the mathematical operations to 20 determine whether there's a correctable error or 21 an uncorrectable error based on the data in and 22 the check bits that are received? 23 Α Just based on my general knowledge and, 24 I believe, a person ordinary skill in the art 25 would understand that would be the primary source

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

78 1 of delay. 2 Do you know why the CE and UE lines are 0 3 valid across two cycles in figure 8 of Hazelzet? 4 MR. SUH: Objection. Relevance. 5 I don't recall why that is. Ά 6 Ο All right. So now turning to the second 7 timing diagram in figure 8, which applies to the 8 parity mode, could you walk through that timing 9 diagram with me. 10 А Okav. In the parity mode we can see 11 that the data in is valid at the same 12 corresponding time between clock zero -- the 13 clocks labeled zero and 1. The check information, 14 particularly the single bit of parity, is valid a 15 clock later, between clocks 1 and 2. 16 So just to stop you there, the data in Q 17 in figure 8 would correspond to the data that's on 18 lines 32A through 32N in figure 4A of Hazelzet? 19 Yes, that's right. Α 20 And the parity in in figure 8 of 0 21 Hazelzet would correspond to the parity signal 22 that's on line 31 in figure 4A of Hazelzet? 23 А Yes, it's 31. 24 0 And in the case of the ECC mode, the 25 data in and the check bits are valid in the same

Henderson Legal Services, Inc.

202-220-4158

		79
1	clock cycle, but in the parity mode it appears	
2	that the data in and the parity in are not valid	
3	in the same clock cycle. Why is that?	
4	A Generally, I would understand and I	
5	believe a person of ordinary skill in the art	
б	would understand, both from the disclosure here	
7	and general knowledge, that for the ECC mode, the	
8	memory controller would take the time to generate	
9	the check bits before sending the data so they	
10	would be sent at the same time and that the buffer	
11	chip or whatever it is called, the 21, the	
12	register chip 21, would have the information	
13	necessary to determine whether a particularly	
14	whether a correctable error had occurred.	
15	In contrast, for the parity mode, what's	
16	indicated is that the data is sent over to from	
17	the memory controller over to the chip 21, and	
18	then, in parallel with that, the memory controller	
19	would be calculating the parity bit, which it	
20	would then send a clock later. So that would be	
21	part of the performance advantage associated with	
22	parity mode.	
23	Q Okay. So continuing on in the timing	
24	diagram related to the parity mode, and you	
25	discussed the data out and the UE line?	

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

		80
1	A Okay. So in parity mode the data out	
2	would be valid between clock 1 and 2. So there	
3	would not be any in this mode there would not	
4	be any change or correction to the data so it	
5	would be available sooner than in the ECC mode.	
6	And then it looks like between clock 4 and 5 the	
7	uncorrectable error signal would be valid,	
8	indicating whether or not uncorrectable error,	
9	basically, any parity, was detected.	
10	Q And would it be fair to say that the	
11	time between the parity in being valid and the UE	
12	line being valid is about two clock cycles?	
13	A As I'm looking at it, it looks like it	
14	would be three clock cycles. I think the parity	
15	in would be valid between clocks 1 and 2, and the	
16	UE would be valid between clocks 4 and 5.	
17	Q Okay. What is the reason for three	
18	clock cycles being needed for the UE line to be	
19	valid after the parity in line is valid?	
20	MR. SUH: Objection. Relevance.	
21	A I'm not sure that I understand.	
22	Q Let me ask the question again.	
23	Is the sort of the delay between the	
24	parity in being valid and the UE line being valid	
25	due to the mathematical operations that element 90	

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

81

1 in figure 4B of Hazelzet has to perform? 2 MR. SUH: Same objection. I'll just 3 object to this line of questioning so that I don't 4 keep constantly objecting. 5 MR. ARJOMAND: Okay. 6 MR. SUH: And the basis is relevance. 7 MR. ARJOMAND: Okay. 8 So there would be a delay for the parity Α 9 generation and checking by the block 90 that would 10 be in the timing path for generating the UE signal 11 121. 12 0 Okay. Thank you. 13 So stepping back and looking at both 14 timing diagrams for figure 8, so is it your 15 understanding that each time there is a data 16 transmission between the memory controller and the 17 memory module, whether the memory module is in the 18 ECC mode or the parity mode, the ECC/Parity 19 register bit performs the operations that are 20 shown in figure 8? 21 I think you might have said "the Α 22 ECC/Parity bit performs"? I'm not sure if that's 23 what you meant to ask. 24 0 Let me -- maybe I mis- -- not bit. Ι 25 meant register. But let me ask the question

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

		82
1	again.	
2	So stepping back and looking at both	
3	timing diagrams for figure 8, is it your	
4	understanding that each time there's a data	
5	transmission between the memory controller and the	
6	memory module, whether the memory module is in ECC	
7	mode or the parity mode, the ECC/Parity register	
8	21 performs the operations that are shown in	
9	figure 8?	
10	A (Document review.)	
11	Well, I found what I was looking for in	
12	paragraph 75 so let me just summarize it. I don't	
13	know how necessarily it relates in all aspects to	
14	what you're asking, but paragraph 75 indicates	
15	that there's an ECC mode, and I think it's the	
16	second sentence that says, "As such, two	
17	additional modes are included on the module that	
18	permit the system user to trade off performance	
19	and reliability." And then it talks about in	
20	parity mode. So we've talked about both ECC mode	
21	and parity mode with respect to figure 8.	
22	And then at the bottom of that	
23	paragraph, it indicates that potentially there	
24	could be a third mode. The last mode would be to	
25	simply operate the memory in a mode with no parity	

Henderson Legal Services, Inc.

202-220-4158

83

1 bits and no ECC bits with neither the added delay 2 due to ECC nor any means to detect a fault on the 3 address command buses. 4 So in that regard, I believe that the 5 disclosure for Hazelzet is indicating that there 6 could be circumstances under which there would be 7 no parity, no parity or ECC checking performed. 8 0 Okay. But when we look at figure 8, 9 we're talking about the ECC mode and the parity 10 mode. Correct? 11 Yes, that's what's shown in figure 8. Α 12 So let's just focus on the ECC mode for 0 13 a second here. 14 So is it your understanding that for 15 every data transfer from the memory controller to 16 the memory module, the ECC/Parity register 17 performs the operations that are shown in the top 18 timing diagram of figure 8? 19 MR. SUH: Objection. Form. Calls for 20 speculation. 21 I don't recall any disclosure that would Α 22 indicate times that it was not performed. 23 0 So does that mean that you agree with 24 the question that I just answered? I'm sorry, so 25 does that mean that you agree with my question?

Henderson Legal Services, Inc.

202-220-4158

84 1 Α I'm just saying that I know it's No. 2 I don't recall whether it's sometimes performed. 3 performed every time. 4 So as you sit here, you think Q Okay. 5 that there's a situation in Hazelzet during the ECC mode where the data in and the check bits that 6 7 are received are not crunched by element 90 to 8 determine whether there should be a signal on the 9 CE or UE line? 10 А Well, as I recall, Hazelzet does talk 11 about needing the presence of a chip select, and 12 there's also this CS gate enable for the power 13 savings. So I believe there's some combination of 14 those inputs that would be required for the --15 this whatever it is, chip 21, to respond to the 16 inputs in performing the checking calculations. 17 But assuming that the chip selects are Q 18 at a value that allows for the data in and the 19 check bits to be received and processed by the 20 ECC/Parity register 21, would it be your 21 understanding that in that situation, the element 22 90 would perform its mathematical analysis to 23 determine whether to express a signal on the CE or 24 UE line as shown in the timing diagram of 25 figure 8?

Henderson Legal Services, Inc.

202-220-4158

85 1 MR. SUH: Objection to form. Relevance. 2 Incomplete hypothetical. 3 I would say yes, it's generally my Α 4 understanding that that function unit 90 would be 5 operating in the way that your question reflected. 6 0 In other words, that for each data 7 transfer coming in, it would -- "it" being element 8 90 -- would be operating to determine whether 9 there should be a signal on the CE or UE line in 10 the ECC mode? 11 MR. SUH: Same objection. 12 Α I would say, yes, you know, as I'm 13 sitting here now, without going and reading all 14 the disclosures. Again, that's my understanding 15 sitting here now of what Hazelzet describes. 16 Q All right. Let me just turn quickly 17 back to figure 4B of Hazelzet. 18 So let me direct you to line 121 in 19 figure 4B. Could you explain to me what 20 information that line provides to the memory 21 controller in the ECC mode? 22 In the ECC mode, line 121 indicates that Α 23 an error was detected that could not be corrected. 24 For example, if there are two errors, there's 25 indication that the algorithm that's used is

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

86 1 called a single-error correcting double-error 2 So the detection would indicate that detecting. 3 there were, say, two or more errors that were 4 detected and could not be corrected. 5 0 Would you characterize that information provided by line 121 to the memory controller as 6 7 status information? 8 Α I would say generally that I think a 9 person of ordinary skill in the art would consider 10 the error reporting information on 121 to be a 11 status. 12 Let me direct you back to the claim 0 13 language where we started this line of inquiry, 14 specifically claim 1 of the '623 patent. Can you 15 let me know what element or elements you're relying upon to meet the claim limitation "first 16 17 mode" in claim 1 of the '623 patent? 18 А So in the declaration -- in my 19 declaration at paragraph 130, it indicates that 20 the claimed first mode is Hazelzet's parity mode. 21 Now turning to the claim element "parity 0 22 error" in claim 1 of the '623 patent, what element 23 or elements of Hazelzet are you relying upon to 24 meet that claim term? 25 Α You're asking parity error signal?

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

87 1 0 Just parity error, I believe. 2 Oh, it says -- the claim says, "the Α 3 parity error signal indicating a parity error" --4 Ο Correct. 5 -- "having occurred in the memory Ά 6 module"? 7 0 Yes. Not the signal, the parity error. 8 So a parity error would be detected by Α 9 the block 90 when it generates a parity that does 10 not match the parity received from the memory 11 controller and then indicates that on line 111. I 12 believe that's also shown at the bottom of --13 figure 5 separates out the parity generation and 14 checking path from the error correction path. 15 Q Thank you. 16 MR. ARJOMAND: We've been going for 17 about an hour, so it's a good time for a break. 18 THE WITNESS: Sure. 19 MR. ARJOMAND: Let's go off the record. 20 (A brief recess was taken.) 21 BY MR. ARJOMAND: 22 So before the break, Dr. Alpert, we were 0 23 talking about the claim elements of claim 1 of the 24 '623 patent and how they map to Hazelzet in your 25 view. So continuing with that, do you see the

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
88
 1
     term "second mode" in claim 1 of the '623 patent?
 2
          Α
               Yes.
 3
               What element or elements are you relying
          Q
 4
    upon in Hazelzet for meeting that claim term?
 5
               Again, pointing to paragraph 130 in my
          Α
    declaration, it says there that the second mode is
 6
 7
     the ECC mode.
 8
          Q
               Okay.
 9
               Now turning to the claim term
10
     "notification signal" in claim 1 of the '623
11
    patent, what element or elements of Hazelzet are
12
    you relying upon to meet that claim term?
13
          Α
               (Document review.)
14
               So the notification signal is the signal
15
    UE on line 121.
               And in what mode or modes would that be
16
          0
17
     in? Let me ask it better.
18
               You're relying on the signal UE line --
    strike that.
19
20
               You're relying on the signal on UE line
21
    121 of Hazelzet for meeting the notification
22
    signal. And what mode or modes of Hazelzet are
    you relying on for that analysis?
23
24
          Α
               Well, the claim language, as I'm looking
25
    at it, column 15, starting at line 39, says, "The
```

Henderson Legal Services, Inc.

202-220-4158

89 1 module controller generating a notification signal 2 indicating at least one status of one or more 3 training sequences while the memory module is in 4 the second mode." So the notification signal 5 would be in the second mode or the ECC mode. So your understanding of the 6 0 7 notification signal of claim 1 of the '623 patent 8 being met by the signal on UE line 121 in the ECC 9 Is that correct? mode? 10 А Yes, UE line in the ECC mode. 11 Okay. So continuing with the claim 0 12 language of claim 1 of the '623 patent, what 13 element or elements are you relying upon in 14 Hazelzet for meeting the claim language "status of 15 one or more training sequences"? 16 THE WITNESS: Can I just hear that one 17 back again. 18 (Record read.) 19 So the status would be the indication on Α 20 line 121 of whether an uncorrectable error 21 occurred. And a training sequence for Hazelzet 22 would be the sequence of retrying memory accesses 23 in the ECC mode. 24 0 What do you mean by "retrying memory 25 accesses in the ECC mode"?

Henderson Legal Services, Inc.

202-220-4158

```
90
 1
          Α
               (Document review.)
 2
               Dr. Alpert, let me see if I can shortcut
          0
 3
     this.
 4
          А
               Sure.
 5
               So as we've been going through the claim
          0
 6
    elements, you've been looking to paragraphs in
 7
    your declaration to see how the claim element is
 8
    mapped to Hazelzet. Is that correct?
 9
          Α
               Yes.
10
          0
               So with regard to the term "status of
11
    one or more training sequences," I believe it was
12
    addressed with respect to Hazelzet in paragraph
13
     148 of your declaration. Is that correct?
14
          Α
               (Document review.)
15
               Yes, that's an explanation of
16
    notification signal indicating status.
17
          Q
               And so can you explain to me, based on
18
    paragraph 148 of your declaration, how you believe
19
    Hazelzet discloses a notification signal
20
     indicating the status of one or more training
21
     sequences?
22
               Well, the UE signal is a notification
          Α
23
     signal indicating status of whether an error --
24
    uncorrectable error was detected for memory
25
     access, and I believe, looking at paragraphs 150
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

91 1 and 151, that a person of ordinary skill in the 2 art would find it obvious from Hazelzet to use the 3 error correction mode as a -- recognize that it is 4 a training sequence. 5 0 So would it be fair to say, based on 6 your previous answer, that you do not believe 7 Hazelzet expressly discloses a signal that 8 indicates the status of one or more training 9 sequences? 10 MR. SUH: Objection. Mischaracterizes 11 testimony. 12 So what I would say is it does disclose Α 13 the status of one or more training sequences. то 14 the extent that it doesn't, then Hazelzet as a 15 single reference makes obvious the status of the 16 training sequence. 17 So in the case of Hazelzet disclosing Q 18 the status -- strike that. 19 In the case of Hazelzet disclosing a 20 signal that indicates the status of one or more 21 training sequences, are you relying upon the 22 uncorrectable error as being the training 23 sequence? 24 Α I'm regarding the accesses in the ECC 25 mode as being a training sequence. The status

Henderson Legal Services, Inc.

202-220-4158

```
92
 1
    would be whether or not there was an uncorrectable
 2
     error.
 3
               So, just so that I understand, in your
          Q
 4
    view Hazelzet discloses a information signal,
 5
    which is the signal on the UE line during an ECC
            Correct?
 6
    mode.
 7
          Α
               That's correct, yes.
 8
          0
               And the claim further says that the
 9
    notification signal indicates a status of one or
10
    more training sequences. Correct?
11
               Yes, that's what the claim says.
          Α
12
               And so for that, are you relying on the
          0
13
    signal that's on the UE line 121 during the ECC
14
    mode?
15
          Α
               Yes.
16
               How does that signal on the UE line 121
          0
17
    during the ECC mode indicate a status of one or
18
    more training sequences?
19
          Α
               It indicates whether particular memory
20
    access, of which there would be a sequence of
21
    accesses, would have -- would or would not have an
22
    uncorrectable error.
23
          0
               So is it your view that a sequence of
24
    memory access is equivalent to a training
25
     sequence?
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
93
 1
               MR. SUH: Objection. Mischaracterizes
 2
     testimony.
 3
          А
               In the ECC mode, yes, I believe a person
 4
    of ordinary skill in the art would understand that
 5
    to be a training sequence.
 6
          0
               So if I am to understand your position,
 7
     in Hazelzet figures 4A and 4B, we talked about how
 8
     there was an input of signals onto lines 30A
 9
     through N. Correct?
10
          Α
               Yes.
11
               And those signals could be address and
          0
12
     command signals associated with a memory access.
13
     Correct?
14
               Yes, there were would be address and
          Α
15
     command signals.
16
               We discussed that in figures 4A and 4B,
          Q
17
     those signals, the address and command signals,
18
    combined with the check bits in the ECC mode would
19
    be crunched by element 90 to determine whether
20
     there's a correctable or uncorrectable error.
21
    Correct?
22
          Α
               Yes, that's shown in -- what's shown in
23
     figures 4A and 4B.
24
          0
               And if there's an uncorrectable error,
25
     then there's a signal that's placed on line 121 in
```

Henderson Legal Services, Inc.

202-220-4158

94 1 figure 4B of Hazelzet? 2 Yes, 121 is for uncorrectable errors. Α 3 So is it your view that the fact that Q 4 the memory access, based on the input address and 5 command signals has an uncorrectable error, is a 6 sequence of training? 7 Α What I would say, the sequence would be 8 a sequence of memory addresses, and when an error 9 is detected, an uncorrectable error in particular, 10 then that can be used to prevent future errors, 11 which would be the rationale for training. 12 So when you say "a sequence of memory 0 13 addresses," do you mean like a sequence of reads? 14 That would be one example, yes. Α 15 So, in your view, Hazelzet discloses one Q 16 or more training sequences by disclosing one or 17 more sequences of reads that have errors? 18 The sequence would -- some would have Α 19 errors, some would not, in the ECC mode. 20 But, in your view, a sequence of reads 0 21 being input into the left side of figure 4A of 22 Hazelzet, some having errors, some not, would 23 correspond to one or more training sequences? 24 А Yes, I believe a person of ordinary 25 skill in the art would understand that.

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
95
 1
          0
               Okay. And, in your view, would a
 2
     sequence of writes, some having errors, some not,
 3
    would correspond to one or more training
 4
     sequences?
 5
               MR. SUH: Objection. Incomplete
 6
    hypothetical.
 7
          Α
               Yes, a person of ordinary skill in the
 8
    art would understand that that would be a training
 9
     sequence.
10
          0
               So turning back to paragraph 148 of your
11
    declaration -- well, actually, strike that.
12
               In paragraph 148 of your declaration, do
13
    you refer to a sequence of reads or a sequence of
14
    writes being a training sequence?
15
          Α
               I don't see that it's specifically
16
     identified in that paragraph.
17
               Well, let me just step back a little
          Q
18
    bit. What aspects of a sequence of reads or
19
    writes makes it training?
20
          Α
               In paragraph 151, I was identifying, I
21
    think it's the second sentence, it says -- which
22
     is talking about how it would be obvious to a
23
    person of ordinary skill in the art based on
24
    Hazelzet to consider the training sequence to be
25
     -- have the purpose of avoiding errors during the
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
96
 1
    normal operation. And so, in that regard, by
 2
    having the memory accesses check and report that
 3
    uncorrectable errors have occurred, I believe a
 4
    person of ordinary skill in the art would
 5
    recognize that to be a training.
 6
          0
               So you testified previously that "By
 7
    having the memory accesses check and report that
 8
    uncorrectable errors have occurred, I believe a
 9
    person of ordinary skill in the art would
10
    recognize that to be training."
11
               So is the memory accesses or are the
12
    memory accesses the training or is it the check
13
     and reporting that's the training?
14
          А
               The memory accesses would be the
15
     training.
16
          Q
               Okay.
17
               Thank you.
18
               Let's turn to the next element in claim
19
     1 of the '623 patent, printed circuit board.
20
          Α
               Okay.
                      I haven't heard a question yet,
21
    but I was finding where the analysis for that was
22
     in the declaration.
23
          0
               Fair enough.
24
               So what element or elements of Hazelzet
25
    are you relying upon to meet the claim term
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
97
 1
     "printed circuit board" in claim 1 of the '623
 2
    patent?
 3
               So the DIMM that's disclosed, D-I-M-M,
          Α
 4
    that's disclosed by Hazelzet, is disclosed to be a
 5
    printed circuit board.
 6
          0
               Okay. And then moving on to the claim
 7
    term "error edge connection," what term or terms
 8
     -- strike that.
 9
               What element or elements of Hazelzet are
10
    you relying upon to meet the claim term "error
11
     edge connection" in claim 1 of the '623 patent?
12
          А
               The error edge -- what is it --
13
               To be specific, it's the claim term "an
          0
14
     error edge connection."
15
          Α
               So, an error edge -- let me make sure I
16
    read it -- so an error edge connection would be
17
    the connection on the edge through a pin.
                                                 And
18
    we've seen earlier, figure 7A identifies that it's
19
    the module pin, for example, 4 that is the --
20
     carries the UE signal.
21
               Okay. Let me direct you to claim 12 of
          0
22
     the '623 patent.
23
          Α
               Okay.
24
          0
               What element or elements of Hazelzet are
25
    you relying upon to meet the claim language
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
98
 1
     "notification circuit" in claim 12 of the '623
 2
    patent?
 3
          А
               (Document review.)
 4
               Okay. So the notification circuit would
 5
    be in figure 4B, and it would include the buffer
 6
    that's driving line 121.
 7
               Is that element 100?
          0
 8
          Α
               No, not directly. It appears to be a
9
    triangle that would indicate the output of 100,
10
     and it goes through a buffer driving 121.
11
          0
               I see.
12
               So the element, the triangular element
13
    right before the reference line to 121 is your
14
    understanding of the notification signal at claim
15
     12.
16
               MR. SUH: Objection. Mischaracterizes
17
     the testimony.
18
               I would say it includes that buffer.
          Α
                                                      Ι
19
    was just looking at figure, say, for example, 1
20
    and 2 of the patent show that it's -- of the '623
21
    patent are showing a notification circuit 20,
22
    which is -- and in particular figure 2 showing --
23
    merely being a signal line driving a wire or a
24
     connection. Figure 3 indicates there can be some
25
     logic before that, and so there would be some
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
99
 1
    logic in 100 that would, for example, select
 2
    between the PERR input 111 and the UE input 110 in
 3
    order to determine which of those two signals
 4
    would be selected as the output of 100, the input
 5
     to the buffer that drives line 121.
 6
          0
               So as you sit here today, what element
 7
    or elements of Hazelzet are you relying upon to
 8
    meet the claim term "notification circuit" in
 9
     claim 12 of the '623 patent?
10
          Α
               I would say it's the portion of the
11
    error logic that selects between inputs 110 and
12
    111 and drives those out to the buffer, that is
13
    what drives line 121, similar to figure 3 in the
14
     '623 patent.
15
               May I direct you to figure 6 of
          Q
    Hazelzet. Strike that.
16
17
               I'll place in front of you Exhibit 1017,
18
     the Buchmann reference.
19
             (Exhibit 1017 was previously marked
20
    and referred to.)
21
               I believe, Dr. Alpert, that you said you
          0
22
    reviewed this reference, the Buchmann reference in
23
    preparation for today's deposition.
                                           Is that
24
     correct?
25
          Α
               I did review it.
                                  I think you asked me
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

100 1 and I said that, if I recall correctly. 2 Let us turn to figure 6 of Buchmann. 0 3 So what is your understanding of what 4 figure 6 of Buchmann discloses? 5 MR. SUH: Objection, form. 6 0 Let me ask it this way, Dr. Alpert. 7 What does figure 6 of Buchmann disclose? 8 Α Just looking at column 9 of Buchmann, 9 line 16, it says, "Figure 6 depicts a process flow 10 that may be implemented by TS3 (training sequence 11 3) in an exemplary embodiment." 12 So what is TS3a in figure 6 of Buchmann? 0 13 Looking at column 8 of Buchmann around Α 14 line 24, it says TS3 is the upstream lane training 15 and repair. And in table 6 it discloses that the 16 TS3a is a substate of TS3. It's called an 17 announce state. 18 So in figure 6, do you understand that Q 19 TS3a is being sent from the memory controller to a 20 series of memory modules? 21 (Document review.) Α 22 Yes, figure 6 is depicting the command 23 being sent to MBF, I believe stands for memory 24 buffer. And figure 2 shows the memory buffer is 25 an element of a dual in-line memory module that's

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

101 1 used for communication. 2 What is your understanding of HMC in 0 figure 6 of Buchmann? 3 4 HMC, if I recall, is the host memory Α 5 controller. 6 0 Okay. So, just taking a look at the two 7 left vertical lines in figure 6, would you 8 understand that to be showing that the TS3a 9 command is being sent from the host memory 10 controller to memory buffer zero in Buchmann? 11 Yes, I believe that's what figure 6 Α 12 would be showing. 13 What do you understand to be the bit 0 14 size of TS3a command to be? 15 Α I don't think -- just sitting here at 16 the moment, I don't think I have an idea of what 17 the size would be. 18 Q Would it help you if I direct you to 19 table 11 on column 19 of Buchmann? 20 I'll look and then I can answer that Α 21 question, whether it helps. 22 (Document review.) 23 Sorry, where did you say it was? 24 Q Table 11 in column 19 of Buchmann. 25 Objection, relevance. MR. SUH:

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

102 1 Α (Document review.) 2 So it looks as though, for at least the 3 embodiment in table 11, the training state 3 4 announce looks as though it's 6 bits. 5 Is there a reason that Buchmann utilizes 0 6 6 bits for all the training sequences that are --7 strike that. 8 Is there a reason that Buchmann utilizes 9 6 bits for all the training command batch in table 10 11? 11 Object to form. MR. SUH: 12 Α Well, I did just find a disclosure in 13 column 15 that I believe relates to that. At line 14 53, it says, "While the example depicted in figure 15 11 includes a 6-bit SBC, capital S, capital B, 16 capital C, commands and 15-bit values transmitted 17 from the transmitting circuitry 1102 to the 18 receiving circuitry 1104, it will be understood 19 that other bus widths, including SBC command and 20 ECC widths are included within the scope of the 21 invention." 22 So, I believe a person of ordinary skill 23 in the art would understand that the particular --24 there is a particular embodiment that's disclosed, 25 described in table 11, but that Buchmann is

Henderson Legal Services, Inc.

202-220-4158

```
103
 1
    teaching that the invention can be practiced with
 2
    other lengths or commands.
 3
               Okay. Let me come back to that passage
          Q
 4
     that you just read, but for now focusing on table
 5
     11, is there a reason that Buchmann utilizes 6
    bits for the training commands that are shown in
 6
 7
     table 11?
 8
               MR. SUH: Objection. Relevance. Calls
 9
     for speculation.
10
          Α
               I don't recall a particular significance
11
     to the 6 bits for this embodiment.
12
               Would you understand that the use of 6
          0
13
    bits would allow for a wider range of
14
    communication commands to be provided between the
15
    memory controller and the memory buffer unit in
16
    Buchmann?
17
               MR. SUH: Same objection to this line of
18
     questioning.
19
          Α
               Larger than what? I think you said a
20
     larger number?
21
               Well, than, let's say, 1 bit.
          0
22
          Α
               Well, 6 bits can represent more
23
    possibilities than 1 bit. Six bits can also be
24
     transmitted one bit at a time in a six time period
25
    serially rather than necessarily six bits in
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

104 1 parallel. 2 0 Okay. Well, let me -- on that basis, 3 let me just quickly direct you to figure 11 of 4 Buchmann. 5 Do you understand this figure to show 6 the transmission of the training commands in a 7 serial fashion? 8 MR. SUH: Objection to form. 9 As I recall from Buchmann, I don't Α 10 believe this would be showing a serial path for 11 transmitting the 6 bits of commands. 12 Would there be any reason to have a 0 13 serial communication in the context of Buchmann's 14 invention? 15 Objection. Relevance. MR. SUH: 16 0 Strike that. Let me ask the question in 17 a different way. 18 So you had previously, you had referred 19 to the example depicted in figure 11 includes a 20 6-bit SBC commands and 15-bit values. 21 Do you understand the 6 bits to be 22 output from element 1182 to ECC encoder 120? 23 А Yes, I believe that's what figure 11 is 24 showing. 25 0 Do you understand that the ECC encoder

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

105 1 120 adds an additional 9 bits to those 6 bits to 2 be output to element 1108? 3 That's generally what I recall, is that Α 4 there are 9 bits used for -- as redundant 5 information for error correction and detection. 6 0 Okay. So then those 15 bits are 7 transferred through the high-speed link to element 8 1128, the SBC receiving logic; is that correct? 9 Α Yes, I believe this is showing an 10 embodiment where the 15 bits are transmitted over to the receiver and they are sent to the --11 12 whatever it is, I guess it's a block 1128. 13 0 Okay, great. 14 So then can you explain to me what 15 happens to those 15 bits when they're received at 16 element 1140. 17 Well, 15 bits will be passed through Α 18 block 1142. It's an EEC decoder and syndrome 19 generator, and I believe -- let's see where that's 20 explained. 21 Yes, in column 15, looks like starting 22 at line 48, it's talking about the encoder on the 23 sending side, but it indicates that that is a 24 double error correcting, triple error detecting 25 encoding.

Henderson Legal Services, Inc.

202-220-4158

106 1 0 So is it your understanding that element 2 1142 on the receiving side is essentially 3 crunching the math based on those 9 bits that are 4 added to the SBC command? 5 Yes, that would be generally the Α 6 function it's performing. 7 0 Okay. So then to the right of element 8 1142, there's an UE line and another line that 9 refers to 6 bits. Can you explain those two 10 lines. 11 Α Looking at column 16 starting at what 12 looks like line 23, it says, "The ECC decoder and 13 syndrome generator 1142 may also provide the SBC 14 FSM/command decoding logic 1144 with error 15 information to assist in decoding the SBC command, 16 e.g., to prevent reliance on an uncorrectable 17 error (ULE) in the SBC command." 18 So with that in mind, maybe I could just 19 hear the specific question again. 20 Well, what does UE and 6 bits to the 0 21 right of element 1142 or the left of element 1144 22 refer to? 23 Α The 6 bits coming out of 1142 would be 24 the 6-bit command, as that's been derived from the 25 15 bits sent over. And I don't see in the text

Henderson Legal Services, Inc.

202-220-4158

		107
1	what is UE. The text talks about an uncorrectable	
2	error. It says ULE. But I believe a person of	
3	ordinary skill in the art would understand that UE	
4	is likely referring to a signal line that	
5	indicates whether the command being sent over on	
6	the 6 bits is correct or not. In other words,	
7	either it was didn't need to be corrected or it	
8	was correctable, but in some situations, such as	
9	triple errors, there could be a error detected but	
10	not corrected, and that would be likely what the	
11	use of the UE is for.	
12	Q So is that UE line in figure 11 of	
13	Buchmann analogous to the UE line in figure 4B of	
14	Hazelzet?	
15	MR. SUH: Objection. Relevance. Form.	
16	A Generally I would say that it does	
17	appear that they would both be used when there was	
18	an error correcting code to indicate that an error	
19	was detected but couldn't be corrected.	
20	Q Right. Because in both cases, to the	
21	left of the UE line there is some kind of logic or	
22	element that's crunching the math to determine	
23	whether the error is uncorrectable. Correct?	
24	MR. SUH: Objection. Same objection to	
25	the line of questioning.	

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

108 1 Α So Hazelzet in figure 4B, and this one, 2 Buchmann in figure 11, do both show a block that 3 has the function of checking and correcting some 4 received values, checking for errors and 5 correcting them when possible. 6 Q Turning your attention back to figure 11 7 of Buchmann, so the line to the right of element 8 1142 that has a slash with a 6, is that where TS 9 command would be provided on? 10 MR. SUH: Same objection. 11 Yeah, I believe a person of ordinary Α 12 skill in the art would understand that on the 13 receiving side, that 6-bit -- that bus with six 14 lines would carry the SBC command. 15 And do you think that the signal on the Q UE line to the right of element 1142 would be a 16 17 1-bit signal? 18 MR. SUH: Objection. Relevance. 19 Α I believe that's likely what's 20 indicated, particularly on this diagram shows a 21 number of connections with kind of a slash and a 22 number next to it indicating that there's several 23 lines in parallel. And so since the line with the 24 arrow that's labeled UE doesn't have the slash or 25 any indication that there are multiple signal

Henderson Legal Services, Inc.

202-220-4158
July 20, 2018

109 1 lines there, I believe it would be an indication 2 that there's a single line for the UE. 3 Okay. Let me actually turn back for a Q 4 moment to Hazelzet since we've been discussing 5 Hazelzet a little bit here. I wanted to know, in 6 your opinion, as you sit here, what you believe 7 Hazelzet is directed to. 8 MR. SUH: Objection. Form. 9 Α (Document review.) 10 Looking at the background of the 11 invention, paragraph 1 in Hazelzet, it indicates 12 the invention relates generally to high density, 13 high reliability memory module with fault tolerant 14 address and command bus for use as a main memory. 15 Q So that's what you believe Hazelzet is directed to? 16 17 А Yes. 18 MR. ARJOMAND: Let's take a quick break. 19 Off the record. 20 (A brief recess was taken.) 21 BY MR. ARJOMAND: 22 Dr. Alpert, before the break, we were Q talking about figure 11 of Buchmann. 23 With respect 24 to figure 11, we were mentioning SBC commands. Do 25 you recall that?

Henderson Legal Services, Inc.

202-220-4158

```
110
 1
          Α
               Yes.
 2
               Would you understand TS3a to be a SBC
          0
 3
     command?
 4
               Yes, that's my understanding.
          Α
                                                I believe
 5
    table 11 is showing its -- about the middle
 6
    there's a training state 3 announce, and I believe
 7
    that's what we saw. I think that was the same
 8
    name that we saw earlier in a table that talked
 9
     about the TS3 states.
10
               Would you generally understand -- strike
          Ο
11
     that.
12
               Would you understand that generally all
13
     the TS3 commands are SBC commands?
14
               MR. SUH: Objection, form.
15
               I don't think that I've studied whether
          А
16
    all the commands are necessarily identified as SBC
17
     commands.
18
          Q
               Okay. So if I may direct you to figure
19
     6 of Buchmann, would you understand that TS3
20
    commands shown in figure 6 of Buchmann are SBC
21
     commands?
22
          Α
               Sorry, which -- let me hear that again,
23
    please, at least the first part.
24
          Q
               Are you looking at figure 6 of Buchmann?
25
          Α
               Yes.
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

111 1 0 Would you understand that the TS3 2 commands shown in figure 6 of Buchmann are SBC 3 commands? 4 Α I see a number of commands. It looks 5 like it goes all the way "a" through "f". And I'm 6 just not aware whether all of those would be SBC 7 commands. 8 0 Okay. Would you understand that the 9 TS3a command is an SBC command? 10 Sorry, that's TS3a? Α 11 0 Did I -- yes. 12 Okay. That was one I saw in table 6 Α 13 that does indicate that there's a TS3a state, the 14 announce state. And it's my understanding that 15 table 11 is showing that there's encoding for training state 3 announce, which I believe would 16 17 correspond to that -- to the same description in 18 table 6. 19 0 Continuing on with the commands that are 20 shown in figure 6 of Buchmann, would you 21 understand the TS3b message to be an SBC command? 22 Α Well, I see again looking at table 6 and 23 table 9 -- sorry, table 6 and table 11, I see a 24 training -- TS3b-acknowledge, which I believe 25 would correspond to the training state 3

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
112
 1
    acknowledge in table 11. So generally that's my
 2
    understanding from seeing the same terminology
 3
    used.
 4
               Well, now that you've taken a look at
          Q
 5
     table 6, which I think continues on to column 9?
 6
          Α
               Yes.
 7
               Would you believe it fair to say that
          0
 8
    messages TS3a through f in figure 6 are SBC
 9
     commands?
10
          А
               Again, just looking at the table 6 and
11
    table 11 and what I recall from, it's a
12
     substantial sized disclosure, I just don't
13
    remember what, you know, TS3c and all the way
14
    through TS3f mean, whether those mean commands or
15
     it's just an indication that there's a certain
16
     state for the training sequence.
17
               Okay. Let's focus on TS3b message.
          Q
                                                     So
18
     just to resummarize your testimony through the
19
    past few questions and answers, you would agree
20
     that the TS3 message is an SBC command, correct?
21
               That's my understanding looking at,
          Α
22
    particularly at table 11 and understanding that
23
     TS3b is a training state 3 acknowledge.
24
          0
               Okay. And so sometimes in the memory
25
    module art, people refer to a read command or a
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

113 1 write command. 2 Would you understand that the TS3b 3 message is a read or write command? 4 Looking at the description here in table Α 5 6, I don't believe that a TS3 announce command 6 would be a read or write command. 7 0 Okay. Let me direct you back to figure 8 11 of Hazelzet. 9 I was just going to ask, before we move Α 10 off figure 6, I did want to make -- make an 11 observation because we did speak earlier about how 12 on the left side there's the host memory 13 controller, and that would be sending commands to 14 MB0, which would in turn forward those to MB1, 15 which would forward them to MB2 and MB3. And I 16 just want to point out that this particular 17 embodiment is an example where those memory 18 buffers are cascaded, so one communicating with 19 the next. And there's several disclosures, I 20 located one, that indicate that particular sort of 21 communication network is not the only one that's 22 envisioned by the patent. And if I look at --23 let's see. I'm looking at column 28, line 23. Ι 24 do recall there's several other places that says 25 something like this in Buchmann. And it says, "In

Henderson Legal Services, Inc.

202-220-4158

		114
1	exemplary embodiments, the memory system includes	
2	one or more hub devices on one or more memory	
3	modules connected to the memory controller via one	
4	or more cascade interconnect memory buses.	
5	However, one or more other bus structures or a	
6	combination of bus structures may be implemented	
7	to enable communication such as point-to-point	
8	buses, multi-drop buses, or other shared or	
9	parallel buses. They often allow various means of	
10	communicating, including both high speed and low	
11	speed communication means." It goes on to further	
12	say that there would be some design trade-offs	
13	based on the frequency performance, power, cost,	
14	and so on.	
15	But in particular, the disclosure here	
16	does talk about what it calls multi-drop buses,	
17	which would be a configuration where there would	
18	be a memory controller talking to multiple memory	
19	modules using the same signal lines.	
20	Q Rather than in a cascade format as shown	
21	in figure 6 of Buchmann?	
22	A Yes, rather than a cascade format.	
23	Q Okay. Let me turn you, since we're	
24	still talking about Buchmann, let me turn you back	
25	to figure 11 of Buchmann.	

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

115 1 Are you looking at figure 11? 2 Α Yes, I am. 3 Great. Q 4 Do you recall we were talking about UE 5 line and the line that is 6 bit to the left of 6 element 1142? 7 Α Yes. To the right. 8 0 Did I say left? 9 Α Okay. 10 0 I apologize. 11 Let me ask the question again so the 12 record is clear. 13 In figure 11 of Buchmann, to the right 14 of element 1142, there is a UE line and a line 15 that is indicated as having 6 bits. Do you see 16 those? 17 Α Yes. 18 And my question to you is, why are there Q 19 two lines there? 20 Objection. MR. SUH: Relevance. 21 Α I think I know what you mean. Can you 22 clarify what the two lines are. 23 0 Yes, let me explain. I believe from 24 your previous testimony, you explained that the UE 25 line would have the UE signal on it, whereas the

Henderson Legal Services, Inc.

202-220-4158

116 1 6-bit line would have the SBC command. And the 2 question that I have for you is, why does Buchmann 3 separate those two signals on to two different 4 lines? 5 MR. SUH: Objection, relevance. 6 Α I don't think I have -- I don't think I 7 have an answer necessarily for why that's done. 8 0 As you sit here today? 9 Α As I'm sitting here today here, yes. Ι 10 mean, it might have said something in the 11 disclosure, but I don't recall. 12 Okay. All right. 0 13 Dr. Alpert, would it be fair to say that 14 you're combining Hazelzet with Buchmann in your 15 declaration? 16 There is a combination of the teachings Α 17 of those two references that is provided in 18 support of an obviousness opinion. 19 0 So in that combination, what are you 20 relying on Buchmann for with respect to claim 1 of 21 the '623 patent? 22 MR. SUH: Objection, form. 23 Q Maybe I should ask it more clearly. 24 So in the Hazelzet-Buchmann combination, 25 what are you relying upon for Buchmann with

Henderson Legal Services, Inc.

202-220-4158

```
117
 1
    respect to claim 1 of the '623 patent?
 2
               MR. SUH: Same objection.
 3
               So, in the combination, relying on the
          А
 4
    teachings of Buchmann that relate to training
 5
     sequence, and I'm still just looking -- (document
    review) -- and the notification signal indicating
 6
 7
     a status of the training sequence.
 8
          0
               So would it be fair to say that in your
 9
    Hazelzet-Buchmann combination, you're relying on
10
    Buchmann for meeting the element of a notification
11
    signal indicating at least one status of one or
12
    more training sequences?
13
               Yes, as I'm looking at the claim again,
          Α
14
     I would say that's what Buchmann discloses that
15
    would be a teaching that could be used to modify
16
    Hazelzet notification signal indicating at least
17
    one status of one or more training sequences.
18
          Q
               And are you relying upon Buchmann's TS3b
19
    message as being that notification signal
20
     indicating at least one status of one or more
21
     training sequences?
22
               MR. SUH: Objection, form.
23
          Ά
               (Document review.)
24
               THE WITNESS: Okay, so can I hear that
25
     again, please.
```

Henderson Legal Services, Inc.

202-220-4158

```
118
 1
                         (Record read.)
 2
          Α
               That would be an example.
 3
               Well, is there another TS3 message that
          Q
 4
    you're relying upon in Buchmann for meeting the
 5
    claim language of a notification signal indicating
    at least one status of one or more training
 6
 7
     sequences?
 8
               MR. SUH: Object to form.
 9
          Α
               I would say there's a large number of
10
     training sequences, steps of training sequences
11
     that are disclosed in Buchmann, and for many of
12
     them Buchmann teaches that a status would be
13
    reported back to the memory controller.
14
          0
               But in paragraph 165 of your
15
    declaration, you're pointing to the TS3b message,
16
    right?
17
               MR. SUH: Objection, relevance.
18
          Q
               Or let me rephrase that.
19
               In paragraphs 165 through 171, you're
20
    referring to the TS3b message as meeting the
21
    notification signal indicating the status of one
22
    or more training sequences; is that correct?
23
               MR. SUH: Same objection. Objection,
24
     form, too.
25
          Α
               Looking at paragraph 167, I see what I
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

119 1 recalled, which looks like it might be the second 2 sentence. It says, as an example of notification 3 signals without polling, Buchmann explains that 4 during the upstream lane training TS3 memory --5 the memory module generates and outputs various 6 notification signals indicating the status of the 7 TS3 training sequence to the memory controller of 8 the host system. 9 So that issue of the TS3_acknowledge is 10 pointed out here, and I meant that very 11 specifically as just one example of Buchmann's 12 disclosure. 13 Okay. But since you've specifically 0 14 identified the TS3b message, let's focus on that 15 for now. 16 How would you understand that that 17 message would be combined with Hazelzet? 18 So I believe the teachings of Hazelzet Α 19 and Buchmann would be combined by having the 20 training sequences disclosed by Buchmann, at least 21 as examples to be communicated to the -- from the 22 memory controller to the memory module in Hazelzet 23 and then having a status for those training 24 sequences returned on the UE signal line we talked 25 about of Hazelzet.

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
120
 1
          0
               Is it your understanding that in
 2
    Hazelzet -- strike that.
 3
               Is it your understanding -- do you have
 4
    Hazelzet?
 5
               I think I might have put it over here.
          Α
 6
    No.
 7
               Actually, I believe this was just a
 8
     clean copy.
                  I don't know if you have -- I don't
 9
     know if I want to refer to that one.
10
          0
               That's fine.
11
               Just because it's labeled here and
          Α
12
    bound.
13
               So the question is on?
14
          0
               Figure 2 of Hazelzet.
15
          Α
               Yes.
16
               So is it your understanding that in your
          Q
17
     combination of Hazelzet and Buchmann, that the
18
    memory controller would issue some type of TS3
19
     message, such as TS3a to the ECC/parity register
20
     21, and that register would return another TS3
21
    message, such as TS3b back to the memory
22
     controller?
23
               MR. SUH: Objection to form and
24
     relevance.
25
               Okay.
          Α
                      I kind of heard multiple aspects
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

121 1 of questions there. I don't know if you want to 2 break it apart. I think I focused on the first 3 part. 4 Why don't you try your best to answer 0 5 that question and we'll go from there. 6 Α Okay. So, again, TS3 was an example 7 from Buchmann. That particular command might or 8 might not be used in the combination. It is 9 related to upstream lane training and repair, 10 which, compared to figure 2 in Hazelzet, it 11 wouldn't necessarily be a very appropriate command 12 given that Hazelzet is not showing at least --13 this embodiment is not showing the kind of 14 cascaded connection that is shown in Buchmann's 15 embodiments. So instead what I would say is that 16 the memory controller in Hazelzet would be 17 modified to initiate training commands, training 18 sequences like Buchmann does, and that the success 19 or failure of those training sequences would be 20 indicated by a status on the UE signal line that 21 comes back from the module to the memory 22 controller in Hazelzet. 23 0 Well, Dr. Alpert, I would like to focus 24 on your declaration, which refers to TS3 messages, 25 if you will. I mean, you do rely upon the TS3

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

122 1 messages for your combination of Hazelzet and 2 Buchmann, correct? 3 I rely on that as an example of a Α 4 training sequence disclosed by Buchmann along with 5 a notification that comes back. It is an example. 6 0 But putting aside that in your opinion 7 today you believe it's exemplary, in any event, 8 you do rely as an example on the TS3 messages in 9 Buchmann, correct? 10 А First of all, it's not just my opinion today that it's an example. It says -- the plain 11 12 explanation in the declaration says, "As an 13 example, notification signals without polling." 14 So it was my opinion and I documented it clearly 15 at the time, I think back last December when this 16 declaration was submitted. 17 So TS3 is an example of a training 18 sequence, and the acknowledge is an example of a 19 notification from Buchmann. 20 Okay. So I understand your position 0 21 that you believe that your reference to TS3 22 messages was exemplary, but, nonetheless, you do 23 rely upon it in paragraphs 165 through 171 of your 24 declaration, correct? 25 Α Yes, it does give that as an example.

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

		123
1	Q So let's just focus on that example. So	
2	what I want to understand from you is, in that	
3	example, is it your understanding that the memory	
4	controller 19 in figure 2 of Hazelzet would issue	
5	a TS3a message and then the ECC/parity register 21	
6	would issue a TS3e message in response?	
7	MR. SUH: Objection, relevance.	
8	A No. The memory controller would issue a	
9	command which could be the command to enter TS3.	
10	And the status that comes back, the notification,	
11	would be an indication of whether or not that	
12	command was completed successfully or not, and	
13	that would come back on the UE, the line that goes	
14	from the, whatever it is, chip 21 to the memory	
15	controller from Hazelzet.	
16	Q So I guess I'm a little bit confused by	
17	your answer because I felt that you started with a	
18	no, but the rest of your answer seemed to be	
19	consistent with my question. So I would like to	
20	ask it to you one more time.	
21	Is it your understanding in your	
22	Hazelzet-Buchmann combination relying on TS3	
23	messages, that the memory controller 19 would	
24	issue a TS3a message to the ECC/parity register	
25	21?	

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
124
 1
               MR. SUH: Same objection to the line of
 2
     questioning.
 3
               I would say is that the memory
          Α
 4
     controller in the combined system would issue a
 5
     command.
               I wouldn't call it a message. I don't
 6
    know if message might have other meaning.
 7
          0
               But it would be a TS3a message?
 8
          Α
               That would be an example of what command
 9
    could be sent to the ECC/parity register 21 from
10
     the memory controller 19.
11
               And then in your Hazelzet-Buchmann
          0
12
     combination, based on the TS3 messages, the
13
    ECC/parity register 21 would respond with a TS3b
14
    message on UE line 121 of figure 4B of Hazelzet;
15
     is that correct?
16
               MR. SUH: Same objection.
17
          Α
               The UE would indicate that the command
18
    was complete, the status of complete, not
19
    necessarily the same as the message from Buchmann.
20
          0
               So in your Hazelzet-Buchmann
21
     combination, that UE line would not carry
22
    Buchmann's TS3b message?
23
          Δ
               It would be an indication of whether the
24
     command was complete or not. I don't remember
25
    what -- whether that's all that's in the TS3b
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

125 1 message. 2 But my question to you is, would it 0 3 carry the message identified in figure 11 or table 4 11 of Buchmann that corresponds to 5 TS3b_acknowledge? 6 Α (Document review.) 7 So looking at Buchmann in table 6, it 8 says the TS3b_acknowledge is an indication that 9 the last memory buffer in the memory channel sends 10 the TS3a_ack upon detecting the TS3a_announce. 11 TS3a_ack is decoded, corrected and forwarded back 12 to the host by the remaining memory buffers. 13 So to the extent that TS3b_acknowledge 14 is an indication that the TS3a announce has been 15 completed, then that information would be 16 indicated by the UE signal. 17 So would that TS3b_acknowledge be what's Q 18 shown in table 11 of Buchmann? 19 It would not be, for example, a Α No. 20 6-bit code that's shown there. 21 So it wouldn't be the code that's shown 0 22 as 001001 in your Hazelzet-Buchmann combination? 23 Α That's correct. It wouldn't be that 24 code. 25 What code would it be? 0

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

126 1 Α It would be an indication of the same 2 information, which is that the TS3a command has 3 completed. 4 So would that code be -- strike that. 0 5 So why wouldn't it be the code that's 6 shown in table 11 of Buchmann corresponding to 7 TS3b_acknowledge? 8 Α Because in modifying Hazelzet, it 9 wouldn't be necessary or appropriate just to try 10 to drop the exact same implementation of Buchmann 11 into there and, instead, teachings of Buchmann 12 would be used by a person of ordinary skill in the 13 art to modify Hazelzet but not to incorporate 14 Buchmann wholesale. 15 But, in your opinion, one of ordinary Q 16 skill in the art could utilize the 6-bit message 17 that's shown in table 11 of Buchmann on the UE 18 line in Hazelzet's figure 4B? 19 А There are lots of ways, you know, that 20 these two references can be combined. Sitting 21 here right now, I don't see a reason why the UE 22 line couldn't be used for that purpose, for 23 example, if it were used to communicate those 6 24 bits serially. 25 0 Okay. So let me -- since we're talking

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

127 1 about the UE line 121, can I direct you to figures 2 4A and 4B of Hazelzet. 3 So we've been talking about where the 4 TS3b_acknowledge message would be in the figure 4B 5 of Hazelzet. Where would the TS3a message be received in figure 4A of Hazelzet? 6 7 MR. SUH: Objection, relevance. 8 Α One way to do that would be to send the 9 SBC commands, of which the TS3a was one example, 10 over the command lines to the register chip 21. 11 And those would be lines 32a through 32n 0 12 of figure 4A? 13 That would be command and address, so Α the command would be a subset of those. 14 15 Q Okay, understood. 16 Dr. Alpert, what would be the reason for 17 placing the TS3b message on UE line 121 in your 18 Hazelzet and Buchmann combination? 19 Α Well, one example would be that both 20 Hazelzet and Buchmann are oriented to providing 21 error correction for the commands that are sent 22 from a memory controller to the memory module, and 23 so, therefore, the same logic that's used in 24 Hazelzet to detect, in this case correct or 25 indicate uncorrectable errors for the commands in

Henderson Legal Services, Inc.

202-220-4158

		128
1	the first mode of operation, could be used in the	
2	second mode, the ECC mode to detect whether there	
3	have been errors in the commands for the training	
4	sequence.	
5	Q As you sit here today, are there any	
б	other reasons that you can think of for placing	
7	the TS3b message on UE line 121 in your Hazelzet	
8	and Buchmann combination?	
9	A I would say just, you know, that was	
10	kind of a specific rationale. I would just say	
11	generally that the UE is a signal line that	
12	returns information from the memory module to the	
13	memory controller and, as well, it's one that is a	
14	wire or signal so it could be used be shared by	
15	a number of memory modules at the same time. So,	
16	therefore, that signal, you know, could be used	
17	for other purposes besides just the indication of	
18	uncorrectable errors in the communication between	
19	the memory controller and the chip 21 of Hazelzet.	
20	Q So, in your Hazelzet-Buchmann	
21	combination, the TS3a message that is received	
22	perhaps on the command lines in figure 4A of	
23	Hazelzet, and then a TS3b message is expressed on	
24	the UE line 121. Is that correct?	
25	A That's one example of how that	

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
129
 1
    combination could operate.
 2
               Okay. So when the TS3b message is
          0
 3
    expressed on UE line 121, does that signify that
 4
     the TS3a message has been received?
 5
               MR. SUH: Objection, relevance.
               Or let me phrase it this way.
 6
          0
 7
               Does the TS3b message on UE line 121 in
 8
    your Hazelzet-Buchmann combination indicate
 9
    successful transmission of the TS3a message
10
    received in figure 4A of Hazelzet?
11
               Yes, as I'm looking at table 6 in
          Α
12
    Buchmann, that's how it describes the
13
     TS3b_acknowledge.
14
          0
               So the TS3b acknowledge in your
    Hazelzet-Buchmann combination doesn't relate to
15
16
     the processing of that message between receipt and
17
     output on UE line 121?
18
               MR. SUH: Objection. Mischaracterizes
19
     testimony.
20
          Α
               As I understand what Buchmann is
21
    disclosing, the TS3b_acknowledge is merely a
22
    notification that the TS3a was successfully
23
    received.
24
               MR. ARJOMAND: Okay.
                                      Thank you.
25
               Let's take a really short break because
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

130 1 I'm at a point where I can move on to another 2 subject. Thank you. 3 (A brief recess was taken.) 4 MR. ARJOMAND: Let's go back on the 5 record. 6 BY MR. ARJOMAND: 7 Dr. Alpert, let me place in front of you 0 8 Exhibit 1016, the Talbot reference. 9 Dr. Alpert, let me direct you to figure 10 1 of Talbot. What is element 160A in figure 1 of 11 Talbot? 12 The element 160A is a serial Α 13 interconnect between the memory controller and 14 whatever buffer unit 170. 15 Would it be fair to say that it's --Q 16 strike that. 17 Would it be fair to say that serial 18 interconnect 160A is between memory controller 100 19 and buffer units 170A and 170B as shown in figure 20 1? 21 I believe looking at the figure, looking Α 22 at the disclosure briefly, I believe that the 160A 23 is between the memory controller and the 170A. Ι 24 believe it's a separate path between 170A and 25 170B.

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
131
 1
          0
               Okay, thank you.
 2
               And is your understanding that 160B is
 3
     similar to 160A in that it is a serial
 4
     interconnect between memory controller 100 and
 5
    buffer unit 170A shown in figure 1 of Talbot?
 6
               MR. SUH: Objection, relevance.
 7
          Α
               Yes, it's my understanding that it's --
 8
     that's another serial interconnect.
 9
               So just to make it simple, would it be
          Q
10
    okay to refer to serial interconnect 160A and 160B
11
     collectively as serial interconnect 160?
12
          Α
               Yes, I believe the patent does that as
13
    well.
14
          0
               What is element 165 in figure 1 of
15
    Talbot?
16
               MR. SUH:
                         Objection, relevance.
17
          А
               165 is a parallel interconnect between
18
     -- well, let's just say to the memory modules 110.
19
    No, it says memory units 110.
20
               Okay. So is interconnect 160A -- strike
          0
21
     that.
22
               Is interconnect 160 different from
23
     interconnect 165 in that interconnect 160 is
24
     serial while interconnect 165 is parallel?
25
               MR. SUH:
                         Objection, relevance.
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
132
 1
          Α
               Yes, that's -- that is one difference,
 2
    yes.
 3
               Would another difference between
          Q
 4
     interconnect 160 and 165 be the data rates?
 5
               MR. SUH: Same objection.
               Yes, I believe the data rate is
 6
          Α
 7
    different.
 8
          0
               As you sit here today, are there any
 9
    other differences between interconnect 160 and
10
     interconnect 165 in Talbot?
               MR. SUH: Same objection to this line of
11
12
     questioning.
13
               One other difference I'm noticing is
          Α
14
     that the address command and memory clock that
15
    goes to what's called memory units 110, the
16
    parallel interconnect 165 includes those signals,
17
    whereas those signals are not a part of at least
18
    what's circled here as 160A -- 160A or B, the
19
     serial.
20
               Would another difference between serial
          0
21
     interconnect 160 and parallel interconnect 165 be
22
     that serial interconnect has CRC data on it?
23
          Α
               Yes, that would be a difference.
                                                   I'm
24
    looking at figure 2. That does appear to be a
25
    difference.
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
133
 1
          0
               And what is your understanding of B CMD
 2
     in figure 1 of Talbot?
 3
          Α
               These are commands to the buffer 170
 4
     that come from the memory controller.
 5
          Q
               And would you understand that to be a
 6
    difference between serial interconnect 160 and
 7
    parallel interconnect 165, specifically that
 8
    serial interconnect has these buffer commands?
 9
          Α
               Yes, that does appear to be a
10
    difference, although I haven't searched through
11
    the spec to indicate whether there might be some
12
    overlap.
13
               What do you think is the problem that
          0
14
    Talbot is seeking to solve?
15
               MR. SUH: Objection, form.
16
               Well, I see based on what Talbot is
          Α
17
    disclosing, that the problem is to be able to
18
    provide a serial interconnection for the data
19
    going to and from memory, serial interconnection 4
20
    memory controller to the memory subsystem while
21
    still using memory units, they're called, that
22
    have parallel data bus.
23
          0
               What do you believe is Talbot's solution
24
     to that problem?
25
                         Objection, form.
               MR. SUH:
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

		134
1	A The solution that Talbot provides is	
2	primarily in the form of this memory buffer 170	
3	that converts between the serial data	
4	communication of the memory controller and the	
5	parallel data communication of the memory modules.	
б	Q Why is it important in Talbot for the	
7	interconnect 160 between the memory controller and	
8	the buffer units 170A to be a serial interconnect?	
9	MR. SUH: Objection to form. Relevance.	
10	A (Document review.)	
11	One reason for having putting this	
12	serial data buffer in between the memory	
13	controller and the memory modules that a person of	
14	ordinary skill in the art would be aware of is	
15	that approach would allow the memory controller to	
16	have fewer pin signals, either just to reduce the	
17	number of pins or to provide, for example, for	
18	multiple data paths with a comparable number of	
19	pins.	
20	Q Okay. Do you recall Talbot disclosing	
21	asymmetric functionality?	
22	A I don't recall those words.	
23	Q Let me direct you to paragraph 35 of	
24	Talbot, specifically right in the center of the	
25	paragraph.	

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
135
 1
          Α
               Okay, I've read that portion.
 2
               What's your understanding of functional
          0
 3
     asymmetry -- strike that.
 4
               What's your understanding of the
 5
    reference to functionality asymmetry in paragraph
 6
     35?
 7
          Α
               Well --
 8
               MR. SUH: Objection, relevance.
 9
               Yes, what it says is that, "However, it
          Α
10
     is described in greater detail below, buffer unit
11
    170 may be simplified, making this type of control
12
    functionality asymmetric. As such, memory
13
    controller may include control functionality that
14
    may dynamically and adaptively adjust the signal
15
    characteristics of transmitted write data to
16
    enable buffer unit 170 to correctly read the data
17
    based on information received from buffer unit
18
     170."
19
               So what does that mean to you?
          0
20
          Α
               So what it means is that there is more
21
    control of the signal characteristics that's
22
    placed within the memory controller 100 than in
23
     the buffer 170.
24
          0
               Okay. What is Talbot's training in your
25
     opinion?
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

		136
1	A There's several places it's described in	
2	the specification. What I kind of went to was	
3	paragraph 152, which says that "after reset or	
4	power-on condition," it says "block 400" okay,	
5	that's just walking through the figure 4 "in	
6	one embodiment, control logic 255 causes the	
7	buffer unit 170 to come out of reset in a training	
8	mode. Upon entering the training state, all	
9	bidirectional signal path drivers (DDQ, DQ, and	
10	DQS) may be placed in a high-impedance state. In	
11	the training mode," this particular training mode,	
12	"the BCMD signal path, is looped back to the CRC	
13	signal path during even MCLK cycles and a training	
14	pattern (for example, 10101010) is output on the	
15	CRC path during odd MCLK cycles. The memory	
16	controller 100 drives a training pattern on the	
17	BCMD signal path, which is returned on the CRC	
18	path during even MCLK cycles. The memory	
19	controller obtains bit-lock and byte-lock	
20	receiving known data patterns on the CRC. In	
21	addition, memory controller adjusts the phase of	
22	the BCMD clock signal by adjusting a variable	
23	phase unit so that the buffer unit may obtain	
24	bit-lock (i.e., bit alignment) and byte-lock	
25	(i.e., byte alignment) on the B command signal	

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
137
 1
    path."
 2
               That passage that you just read is
          0
 3
    Talbot's training in your opinion?
 4
               I think that's an example of the
          А
 5
    training that occurs after power-on/reset.
 6
          0
               So is the nature of Talbot's training
 7
     initialization?
 8
               MR. SUH: Objection, form.
 9
          Α
               It also does indicate in paragraph 84,
10
     it talks about during operation, memory
11
    controller, in this case 800, may dynamically and
12
     adaptively adjust the signal characteristics, for
13
     example, the phase of transmitted write data and
14
    received read data.
15
               And then at paragraph 88 it indicates
16
    that "At predetermined intervals during normal
17
    operation (e.g. every 100 microseconds), memory
18
    controller 800 may train the upstream and
19
    downstream signal paths using a periodic training
20
    mode."
21
               So there is a disclosure as well that
22
    the training would be done periodically after
23
     initialization.
24
          0
               Okay. But is it your understanding that
25
     the nature of the training from your quotes on
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

138 1 paragraph 84 and 52, that it's associated with 2 alignment or synchronization? 3 MR. SUH: Objection, form. Asked and 4 answered. 5 The example I see in a little bit more Α 6 details in paragraph 36, that it says, "More 7 particularly, at high data rates, the 8 uncertainties of delays in the transmission path 9 for different signals in a bus may require per bit 10 phase adjustment of a sample clock of a receiver 11 of those signals. To avoid employing this 12 circuitry in buffer unit 170, the memory 13 controller may adjust the phase of its transmitted 14 clock and data signals to avoid complex phase 15 shifting circuits in the slave." 16 So at least for that example that I've 17 seen here, it would relate to synchronizing the 18 data signals and the clock signal. 19 It appears that both paragraphs 36 and 0 20 84 you cite refer to phase adjustments. Is that 21 correct? 22 Α Yes, that's what both of those 23 paragraphs refer to. 24 0 That would inform you on the nature of 25 initialization in Talbot -- I'm sorry, that would

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

139 1 inform you the nature of training in Talbot? 2 MR. SUH: Objection, form. 3 Well, certainly those examples do refer А 4 to the adjustment of the clock phase as well as 5 the data receivers and drivers. At the moment I 6 don't recall if there are other examples of 7 training that Talbot talks about. 8 0 Going back to paragraph -- I'm sorry, 9 going back to paragraph 52 that you initially 10 referenced, I see that it refers to the B CMD 11 signal path and a CRC path. 12 Those are on the serial interconnect 160 13 between the memory controller and the buffer unit 14 170A, correct? Objection, relevance. 15 MR. SUH: 16 Yes, I think, for example, figure 2 Α 17 shows those signals B CMD and CRC are shown along 18 what's indicated to be the serial interconnect 19 160. 20 Since we're talking a little bit about 0 21 training here with regard to Talbot, can we just 22 go back to Buchmann. Do you have that in front of 23 you? It's Exhibit 1017. 24 А Yes, I've been using this. 25 0 It's easier.

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

1401 Α Yes, but it took me a little while to 2 descramble the pages that weren't bound, but they 3 are -- I don't know if you need them or not, 4 because in the past I have gotten some exhibits 5 quite permuted. Interleaved. 6 0 7 Α Yes, something like that. 8 0 So we have been talking about Buchmann, 9 the TS3 training. Do you recall that? 10 А Yes. 11 And my recollection was that you had 0 12 pointed to column 8 of Buchmann, the reference to 13 TS3, specifically upstream lane and lane training 14 and repair. 15 Α Yes, it looks like it's column 8, line 16 24. 17 Q Right. 18 What is your understanding of training 19 in Buchmann? 20 Let me ask you that differently. Based 21 on the disclosure of TS3 in column 8, what do you 22 believe to be the nature of training in Buchmann? 23 MR. SUH: Objection, form. 24 А Well, if we look at the bottom of column 25 8, it kind of describes what is the training that

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

	141
1	occurs and it says, "Upon removal of TS3a_annc,
2	MBs drive locally generated PRBS23 on upstream
3	transmitters. The host and MB US receivers
4	analyze received signal quality, identify broken
5	lanes, achieve bit lock, equalize receivers and
6	perform BER optimization." So that's at least
7	some description of what happens in
8	specifically for training in the TS3.
9	Q Is that occurring strike that.
10	Are those strike that.
11	What you just referred to are actions
12	that are taken during initialization?
13	A Well, I've been looking at column 4
14	let's see, starting at line 51 is the paragraph
15	that refers to figure 3. And at least the
16	beginning of that sequence at figure 3 says that
17	it's for the states of the MB, the memory buffer,
18	during power-up and initialization in an exemplary
19	embodiment. So at least looking at that
20	disclosure would indicate that a power-on that
21	there would be initialization that would include
22	going through those training sequences. For
23	example, in figure 3, looks like the circle 316
24	would include a TS3 sequence. It says TS2 to 7,
25	which I believe would include the TS3 sequence

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

142 1 that we were looking at before. But with that 2 said, I haven't looked through to indicate whether 3 there might be other times when certain training 4 would be performed. 5 You pointed to some actions that are 0 6 taken at the bottom of column 8 of Buchmann. Do 7 you recall that? 8 Α Yes. 9 So achieving bit-lock equalization, et 0 10 cetera, are those similar to the type of training 11 that is done in Talbot with regard to phase 12 adjustment and other aspects of Talbot that you 13 identified earlier? 14 MR. SUH: Objection. Form and 15 relevance. 16 I say that at this -- up until now I Α 17 haven't tried to compare the operations and 18 sequencing between Talbot and Buchmann, and right 19 now just looking at it, it appears a disclosure 20 for Buchmann is more elaborate, but I don't know 21 what the differences might be. 22 But you would agree that Buchmann refers 0 23 to bit lock in the context of training at the 24 bottom of column 8, correct? 25 MR. SUH: Same objection.

Henderson Legal Services, Inc.

202-220-4158

143 1 Α Yes, at the bottom of column 8, it does 2 refer to train and test in the training state 3 3 that does involve bit lock. 4 I thought that you testified that Talbot 0 5 also addresses bit lock and its training. Did I 6 misunderstand you? 7 Α I don't know. I don't remember. It 8 might have been only five minutes ago, but I don't 9 recall talking about it in Talbot. 10 0 I thought you discussed bit lock in the 11 context of Talbot. Maybe it was in the context of 12 paragraph 84 or in the context of paragraphs 35 13 and 36, paragraph 52? Yes, paragraph 52 refers to 14 bit lock. 15 Α Okay, I see that from Talbot, and we did 16 talk about that. 17 So my recollection -- so let me ask you Q 18 the question now in a more clear fashion. 19 Is the bit lock that's performed in the 20 training of Buchmann at the bottom of Buchmann's 21 column 8 similar to the bit lock that's performed 22 during training in paragraph 52 of Talbot? 23 MR. SUH: Objection. Form. And 24 relevance. Asked and answered. 25 Α I don't know how similar the bit-lock

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

144 1 training processes are for the two of them. 2 Well, is there any reason for you to 0 3 doubt that they would be dissimilar? 4 MR. SUH: Same objection. 5 I would expect the result to be similar, Α 6 but we do note that Talbot was emphasizing the 7 advantages of putting the complexity in the memory 8 controller, for example. 9 And so the particular steps that are 10 taken to achieve the bit lock might well be 11 different between Talbot where it's adjusting the 12 memory controller and at least the embodiment of 13 Buchmann that we looked at, figure 6, which would 14 need to do the buffers on each module as well. But you would say -- strike that. 15 Q 16 But would it be fair to say that in your 17 view both Talbot and Buchmann are directed to bit 18 lock in the context of training? 19 MR. SUH: Same objection. 20 Α Yes, I think that's apparent from the 21 disclosure, that both aimed at achieving bit lock 22 during training. MR. ARJOMAND: Let's take a short break. 23 24 THE WITNESS: Sure. 25 (A brief recess was taken.)

Henderson Legal Services, Inc.

202-220-4158
July 20, 2018

```
145
 1
             (Exhibit 1015 was previously marked
 2
    and referred to.)
 3
    BY MR. ARJOMAND:
 4
               Let me place in front of you Exhibit
          Q
 5
     1015, the Amidi reference. I know you already
 6
    have that in your binder, but let's be official
    about it.
 7
 8
          Α
               And I did just want to add a point about
 9
    Talbot, if I may. I don't know if we're on the
10
    record.
11
               Well, with all due respect, Dr. Alpert,
          0
12
    I'm running low on time and I would like to
13
    continue with my questions. If we have time at
14
     the end, I'll make sure you have some time or
15
     counsel here can redirect you.
16
          Α
               Okay.
17
               So you stated at the start of the
          Q
18
    deposition that you had reviewed the Amidi
19
    reference in advance of this deposition; is that
20
     correct?
21
               Yes, I have reviewed it.
          Α
22
          Q
               So in your review, what is the training
23
     in Amidi?
24
          Α
               Well, looking at the declaration in
25
    paragraph 153, it does explain that the training
```

Henderson Legal Services, Inc.

202-220-4158

		146
1	that Amidi teaches is that in response to an error	
2	being detected, Amidi will try the reference	
3	again, and based on whether an error is detected	
4	again on the second on the retransmission, on	
5	the second attempt, Amidi will either recognize	
б	the error as being what is called a random error	
7	or potentially a permanent error and take	
8	corrective action in the latter case.	
9	Q So if I can unpack that a little bit, in	
10	Amidi, the memory module is operating in normal	
11	operations, and it transmits address and command	
12	signals, and there's an error. Is that correct?	
13	MR. SUH: Objection.	
14	A Yes, there would be an error.	
15	Q Okay. And then what's the training at	
16	that point in your opinion in Amidi? Or maybe I	
17	should ask you, and then what happens next in	
18	Amidi?	
19	A Okay. So, in Amidi, the memory	
20	controller will retransmit the address and command	
21	signals. It will attempt the same access again,	
22	and on that second access, looking at paragraph 26	
23	now, Amidi says if no error is found during	
24	retransmission, the memory controller 110 can	
25	conclude that the error was random and resume	

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

		147
1	normal operation. If an error is again declared	
2	during retransmission, the memory controller can,	
3	for example, mark the transmitted address as a bad	
4	memory location and reprocess the instruction from	
5	the processor to derive and transmit a new set of	
6	address command signals corresponding to a	
7	different memory location to the memory module	
8	150.	
9	Q So then what is the specific act or acts	
10	of training that you believe Amidi shows?	
11	A Amidi shows training by performing the	
12	access a second time, and if there's an error	
13	that's declared on the second attempt, then Amidi	
14	will mark that address as a bad memory location	
15	and substitute a different address for that access	
16	and for future reference.	
17	Q Okay. So then in your Hazelzet and	
18	Amidi combination, then the memory module is in	
19	the parity mode; is that correct?	
20	A Yes, it's in the parity mode.	
21	Q And there is an address and command	
22	signal that is sent from the memory controller to	
23	the memory module, correct?	
24	A Yes.	
25	Q And Hazelzet figures 4A and 4B determine	

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

148 1 that there is an error. Correct? 2 А Yes, determines there's an error. 3 So then how are you modifying Hazelzet Q 4 in view of Amidi's training from that point? 5 So at that point there's an error А Okay. Then following what 6 detected under Hazelzet. 7 Amidi says, that access will be tried again and --8 0 In the parity mode? 9 Α No, it will be tried again in the ECC 10 mode. It will be retransmitted, tried again in 11 the ECC mode. And based on the result of that 12 second attempt, following the teachings of Amidi, 13 if the access continues to show errors, then the 14 memory location associated with that access will 15 be marked so it will not be used, and so that a 16 different memory address -- so that memory address 17 would map to a different location in the memory 18 system. 19 0 Okay. Since you were in your -- since 20 you're referencing your declaration a few answers 21 ago, specifically paragraph 153, can I direct you 22 to paragraph 152 of your declaration? 23 Α Okay. 24 0 So in paragraph 152 you state that you 25 believe that the claims would be obvious in view

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

149 1 of Hazelzet and Amidi under the broadest 2 reasonable construction of the term "train." Do 3 you see that? 4 Α Yes. 5 Do you believe that the claims would be 0 6 obvious over Hazelzet and Amidi under a narrower 7 construction standard than the broadest reasonable construction? 8 9 Α Okay. So what I had in mind, the reason 10 that I wrote it in the way that you just read to 11 the record is an issue associated with the 12 interpretation of training, and that's covered 13 starting on page 39 of the declaration. 14 0 Page 49, not paragraph? 15 Α Page 39. It's paragraph 91 of the 16 declaration. 17 Q I'm there. 18 I understand there's been, for lack of a А 19 better word, I'll call it a dispute or maybe at a 20 minimum some discussion about whether the claim 21 training needs to be training of a memory module, 22 meaning there's some adjustment made within the 23 memory module, or whether it's allowed that the 24 training would only affect differences within the 25 memory controller as long as the module

Henderson Legal Services, Inc.

202-220-4158

		150
1	participated in the training.	
2	So going back to your specific question	
3	at 152, what I was referring to there is that the	
4	training disclosed by Amidi is a training of the	
5	memory controller such that it would know whether	
6	a particular memory address should be marked as	
7	being invalid and remapped to another location or	
8	not. So that's what I meant, it's the memory	
9	controller that is being trained with involvement	
10	of the memory module, but no change is made in the	
11	memory module as a result of the training.	
12	Q So you don't believe that that mark	
13	that's disclosed in paragraph 26 of Amidi relates	
14	to the memory module?	
15	MR. SUH: Objection, form.	
16	A In general, it's not my understanding,	
17	but I think even specifically looking at that	
18	paragraph 26, it says, "If an error is again	
19	declared during retransmission, the memory	
20	controller can, for example, mark the transmitted	
21	address location as a bad memory location."	
22	So it is the memory controller that's	
23	keeping track of that error condition	
24	Q I see.	
25	A to avoid the same error in the	

Henderson Legal Services, Inc.

202-220-4158

	151	l
1	future.	
2	Q So, then, is it your view that the	
3	claims are obvious in view of Hazelzet and Amidi	
4	only if training is read to encompass training of	
5	the memory controller?	
б	A Let me say that I haven't I haven't	
7	considered whether whether it would be	
8	whether it would be obvious otherwise. I don't	
9	think I don't think I'm prepared to offer an	
10	opinion other than what I've written here, which	
11	is that it would be obvious, particularly the	
12	claim 1 here, talking about claim 1 would be	
13	obvious over the combination of Hazelzet and Amidi	
14	when the term "training" does include training of	
15	the memory controller.	
16	Q Well, since you directed us to page 39	
17	of your declaration, let me direct you to page 40,	
18	specifically paragraph 94 that spans from 40 to	
19	41. Can you take a moment to read that.	
20	A To read which?	
21	Q Paragraph 94.	
22	A 94. (Document review.)	
23	Okay, I've read through that.	
24	Q When I take a look at page 41,	
25	specifically you state, "As discussed below,	

Henderson Legal Services, Inc.

202-220-4158

152 1 Hazelzet in view of Talbot or Buchmann discloses 2 training under both the most reasonable 3 construction and the broadest reasonable 4 construction. On the other hand, Hazelzet in view 5 of Amidi discloses training under the broadest 6 reasonable construction." 7 Do you see that? 8 Α Yes, I see that. 9 So when I look at that passage, it 0 10 suggests to me that you have considered whether 11 Hazelzet in view of Amidi discloses training under 12 the most reasonable construction, given the 13 phraseology. 14 I might have missed something, but I Α 15 didn't hear a question. 16 0 Correct? 17 I mean, that may have been your А 18 interpretation. What I can tell you is that I was 19 limiting my opinion to training under the broadest 20 reasonable construction. Sitting here right now, 21 I don't see how that obviousness combination would 22 teach the training if the training had to involve 23 some changes within the memory module, but I don't 24 believe that I considered that in sufficient 25 detail to form an opinion that was documented

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

153 1 here. 2 Okay. So would it be fair to say that 0 3 in your declaration that accompanied the petition, 4 you didn't consider whether Hazelzet in view of 5 Amidi discloses training under the "most 6 reasonable construction"? 7 Α I would say that I considered it, but I 8 don't recall that I offered an opinion. I don't 9 see that this is expressing an opinion about that. 10 0 Okay. Would you say that Amidi's 11 training involves -- strike that. 12 Would you say that Amidi's training 13 involves phase adjustment or bit-lock analysis 14 that we discussed with regard to Talbot and 15 Buchmann earlier in the day? MR. SUH: Objection. Calls for 16 17 speculation. Relevance. 18 А I don't recall that this expressed 19 disclosure of those training techniques in Amidi. 20 Would you say that there's any 0 21 disclosure of phase adjustment, synchronization, 22 bit-lock alignment in Amidi? 23 Α To the best of my recollection, I don't 24 recall that there was any. 25 Dr. Alpert, how did you come up with 0

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

		154
1	your construction of training in paragraphs 91	
2	through 94 of your declaration?	
3	A Well, I understand that there's	
4	different standards for interpreting claims in an	
5	IPR such as this one compared to some other forms,	
6	such as, I believe, the Federal Court and the ITC.	
7	And so in coming up with the broadest reasonable	
8	interpretation, I considered that one	
9	interpretation would certainly be that the module	
10	itself was trained. And then I understood as	
11	summarized in paragraph 92, that the patent owner	
12	had represented that the training sequence could	
13	include the training of the memory controller.	
14	And I thought that if that was what the patent	
15	owner believed and represented, then such an	
16	interpretation, you know, that I should conclude	
17	and assume that the broadest reasonable	
18	interpretation includes what the patent owner had	
19	considered, I believe, reasonably in these other	
20	forms.	
21	Q Okay. Well, you certainly have	
22	discussed related proceedings, but I believe that	
23	you know that a claim construction analysis	
24	includes consideration of their claim language,	
25	correct?	

Henderson Legal Services, Inc.

202-220-4158

```
155
 1
          Α
               Certainly, yes, that's where it would
 2
     start.
 3
               Did you consider the claim language when
          Q
 4
    you construed training in paragraphs 91 through 94
 5
     of your declaration?
               Yes, it would start with the claim
 6
          Α
 7
     language and considered the broadest reasonable
 8
     interpretation in light of the specification.
 9
          Q
               Did you consider the specification of
10
    the '623 patent when you construed training in
11
    paragraphs 91 through 94 of the declaration?
12
               Yes, I did.
          Α
13
               Is there any reason why you don't
          0
14
    reference either of them in these paragraphs?
15
          Α
               Well, it looks like in paragraph 93
16
     there is a citation to column 4, lines 1 to 56 of
17
     the '623 patent.
18
          0
               But there's no discussion of the
19
     specification in the sense that how it would
20
     inform one of ordinary skill in the art what the
21
    proper construction of training is, correct?
22
          Α
               That's correct, there's not a discussion
23
     there.
24
          0
               And did you review or consider the '623
25
    prosecution history to determine your construction
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

156 1 of training? 2 Α I considered the prosecution history. 3 Sitting here right now I don't remember that there 4 was anything in particular that informed me about 5 interpretation of training. But you don't specifically recall 6 0 7 reviewing the prosecution history of the '623 8 patent to determine what the proper construction 9 of training should be, correct? 10 А Sitting here right now, I don't recall 11 specifically, say, searching for training. 12 Certainly, as I reviewed portions of the patent 13 and particularly the correspondence that went back 14 and forth where there were rejections and both 15 remarks and amendments made, then I was looking to 16 inform myself generally of how certain claims --17 certain claim terms might be interpreted. 18 Q Do you recall referring to any technical 19 dictionaries in reaching your construction of 20 training in paragraphs 91 through 94 of your 21 declaration? 22 Α I don't recall looking at technical 23 dictionaries for that. 24 Dr. Alpert, do you have any direct 0 25 technical experience with designing the training

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

157 1 of a memory module? 2 MR. SUH: Objection to form. Relevance. 3 No, not -- at least not that I can А 4 recall. 5 0 Dr. Alpert, do you have any direct 6 technical experience with handling or implementing 7 memory modules training? 8 MR. SUH: Same objection. 9 I don't recall having any direct Α 10 experience with that. 11 So we've discussed what you considered 0 12 to be training in Hazelzet, Buchmann, Talbot and 13 Amidi, correct? 14 Α Yes, I think we've discussed for all of 15 those references. So I would like to ask you, in the case 16 Ο 17 of Talbot and Buchmann, we discussed bit-lock 18 synchronization as an example of training in those 19 references, correct? 20 Α Yes, that's what I recall was an 21 example. 22 Do you recall testifying earlier today 0 23 that the read and write commands would be an 24 example of training in Hazelzet? 25 Α Yes.

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

158 1 0 So what I would like to understand from 2 you is based on those two examples from bit-lock 3 synchronization to read and write commands, what 4 do you understand training to be? 5 MR. SUH: Objection to form. 6 Α Generally I would say that training 7 would involve running certain operations in order 8 to determine whether the memory module is 9 operating correctly in the system and to make 10 certain adjustments or changes, whether in the 11 memory controller or in the memory module itself 12 to compensate for any deficiencies that are 13 identified. 14 0 So you believe what's common among 15 Buchmann, Talbot and Hazelzet with regard to their 16 specific forms of training, be it bit-lock 17 synchronization or read/write commands, is that 18 they involve running certain operations in order 19 to determine whether the memory module is 20 operating correctly? 21 MR. SUH: Objection, form. 22 Ά Yes, I believe that would be a common 23 characteristic of the training for each of those 24 references. 25 MR. ARJOMAND: Okay. Let's take a quick

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

159 1 break. I'll take a look through the final pages 2 of my outline and we'll see if there are any 3 further questions to be asked. 4 MR. SUH: All right. 5 (A brief recess was taken.) MR. ARJOMAND: Back on the record. 6 7 BY MR. ARJOMAND: 8 Dr. Alpert, do you recall when we were 0 9 discussing the Hazelzet-Buchmann combination, we 10 discussed in your view that one of ordinary skill 11 in the art could put a TS3 message on the UE line, 12 on Hazelzet? 13 Generally I do recall some point like Α 14 that came up for discussion. 15 Turning to the Hazelzet-Talbot ground, Q 16 in your combination, what is being placed on the 17 UE line of Hazelzet? 18 MR. SUH: Object to form. Relevance. 19 А Okay, so the combination of Hazelzet and 20 Talbot, the UE signal can be used, for example, to 21 detect and to communicate that an error has 22 occurred in a training pattern, for example, a CRC 23 mismatch detected by the buffer. 24 0 So can you explain -- strike that. 25 Are you looking at a specific paragraph

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

160 1 in your declaration to assist you with that 2 testimony? 3 No, I was just looking generally at what Α 4 was described in there, so I wasn't citing to a 5 particular paragraph. 6 0 What portion of your declaration were 7 you looking at generally? 8 Α I was looking at I think probably the --9 the closest point looks like it's paragraph 159. 10 It's on page 95. I think it carries over to 11 there. 12 About the middle of that paragraph, it's 13 a statement that explains, it says, "Further, 14 modifying Hazelzet's buffer device in view of 15 Talbot's buffer unit 170 would have rendered 16 obvious the claim even under the narrower 17 construction of training that is limited to 18 training of a memory module. Indeed, Hazelzet 19 explains that Talbot CRC is an example of its 20 error detection and/or correction methods," citing 21 to Hazelzet at paragraph 127, in quotations, "any 22 or all of the various elements may include error 23 detection and/or correction methods such as CRC 24 (Cyclic Redundancy Code), EDC (Error Detection and 25 Correction), parity or other encoding/decoding

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

161 1 methods suited for this purpose." 2 Thank you for that testimony. 0 It seems 3 to me that in your Hazelzet and Talbot 4 combination, it's the memory controller that's 5 being trained? 6 MR. SUH: Objection. Mischaracterizes 7 testimony. 8 MR. ARJOMAND: I'm just basing it on 9 that sentence he just read --10 MR. SUH: Sorry. 11 MR. ARJOMAND: -- two minutes ago. 12 MR. SUH: Still, objection, 13 mischaracterizes testimony. 14 (Document review.) Α 15 So can I hear that question again. 16 In your Hazelzet and Talbot combination, Q 17 is the memory controller being trained? 18 The memory controller is being trained. Α 19 And as I recall, there's also training in relation 20 to what's shown in figure 2, as the drivers from 21 the buffer 170 to the memory controller. There's 22 a buffer -- there's a driver 210 and a driver 211. 23 As I was looking through, I did not find the 24 specific citation to where it talks about how 25 those drivers are adjusted according to the

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

162 1 training sequence. 2 Are you referring to figure 2 of Talbot? 0 3 Yes, figure 2 of Talbot. А 4 So as you sit here today, do you recall Q 5 any training of the memory module in your Hazelzet and Talbot combination? 6 7 Α As I'm sitting here today, I don't 8 recall specifically what training might occur. 9 Q Okay. Let's move on to your Hazelzet 10 and Amidi combination. 11 So what is placed on the UE line in that 12 combination? 13 Objection, form. Relevance. MR. SUH: On the UE line would be an indication of 14 А 15 whether an uncorrectable error had been detected 16 based on the transmission and retransmission by 17 Amidi. 18 Okay. What would be the signal on the Q 19 UE line in your Hazelzet and Talbot combination? 20 MR. SUH: Asked and answered. 21 Objection. 22 Α Well, there's a large number of ways in 23 which the teachings could be combined, but one 24 example in response to your question is that 25 Talbot could use the data received from the memory Henderson Legal Services, Inc.

202-220-4158

163 1 controller together with the CRC received by the 2 memory controller in order to report back if there 3 had been an error in the transmission. 4 So you're saying that the CRC signal Q 5 would be on the UE line in your Hazelzet-Talbot combination? 6 7 No, I'm saying that the memory buffer of Α 8 Talbot would perform a CRC check on the data it 9 receives from the memory controller and report 10 back on the UE line whether or not there had been 11 an error detected. 12 So there would be a UE signal on the UE 0 13 line in your Hazelzet-Talbot combination? 14 MR. SUH: Same objection. 15 А Yes. Yes, the CRC -- if there's an 16 error with the CRC, it would be uncorrectable. 17 Q But you're not putting the CRC signal on 18 the EU line in your Hazelzet-Talbot combination; 19 instead you're just putting a UE signal on the UE 20 line? 21 It would be possible to put the entire Α 22 CRC on there, but I think it would work -- it 23 would be a useful combination that would reduce 24 the changes to Hazelzet if Hazelzet just reported 25 an indication that there would have been an error

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

164 1 in connection with the CRC. 2 0 I see. 3 So as you sit here today, in your 4 Hazelzet and Talbot combination, what's on the UE 5 line is a UE signal? 6 MR. SUH: Objection to form. 7 Mischaracterizes testimony. 8 Α I'm not sure I understand the question. 9 I'm just saying that a UE signal would be on a UE 10 line. I mean, it's just a name, and that would be 11 connoted by calling it a UE line. I'm just trying to understand what your 12 0 13 combination is between Hazelzet and Talbot that --14 strike that. 15 So just to confirm, is it your testimony 16 that in your Hazelzet and Talbot combination, 17 there would be a UE signal on the UE line of 18 Hazelzet? 19 Α Yes, that's certainly one combination 20 that I envisioned and I believe a person of 21 ordinary skill in the art would look at. The UE 22 signal in the combination with Talbot would be 23 indicating that there was a CRC error rather than 24 simply a parity error. 25 Just the same question with regard to 0

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

165 1 your Hazelzet and Amidi combination, would there 2 be a UE signal on the UE line 121 of Hazelzet? 3 MR. SUH: Objection. Asked and 4 answered. Relevance. 5 Yes, there would be a UE signal on the Α 6 UE line. 7 0 Since you have your declaration in front 8 of you, can I -- strike that. 9 Just to clarify, would it be the ECC UE 10 signal on the UE line in your Hazelzet-Amidi 11 combination? 12 MR. SUH: Objection. Mischaracterizes 13 testimony. 14 Yes, just to understand a little bit Α 15 more context, are we talking about the status 16 signal in the second mode? I hope that's what 17 we've been talking about. 18 Q In the ECC mode, there's a UE signal on 19 the UE line, correct? 20 Α In Hazelzet, yes. 21 Right. 0 22 And so in your Hazelzet and Amidi combination, would the signal be the ECC UE signal 23 24 on the UE signal line? 25 Objection. MR. SUH: Incomplete

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
166
 1
    hypothetical.
 2
          Α
               Yes, a combination would tell when there
 3
    was training that was occurring, it would be in
 4
    the ECC mode, and the UE signal would indicate an
 5
    uncorrectable ECC error.
               You just mentioned Talbot, but I believe
 6
          0
 7
    you meant Amidi?
 8
          Α
               I think so, yes.
 9
               It's a little late in the day. All
          0
10
    right.
11
               Let me just ask you a few questions
12
    relating to your declaration. Can I direct you to
13
     the last page of your declaration.
14
               I'm there.
          Α
15
               Is that your signature, Dr. Alpert?
          Q
16
               Yes, it is.
          Α
17
               Did you sign this declaration under the
          Q
18
    penalty of perjury?
19
          Α
               Whatever it says here. I certainly
20
    understood that there were potential penalties if
21
    I had done anything incorrectly, and I have no
22
     interest in doing anything other than stating the
23
     truth as I understood it.
24
          Q
               Okay.
25
               Do you represent that the opinions
```

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

167 1 contained in your declaration, Exhibit 1003, are 2 your independent opinions? 3 Yes, I do. Α 4 Do you recall what time you utilized or Ο 5 needed to prepare your declaration? MR. SUH: Objection, form. 6 7 Let me ask that question again. 0 8 Over what period of time did you prepare 9 your declaration? 10 MR. SUH: Objection. Calls for 11 speculation. 12 I generally recall that it was starting Α 13 in, let's just say, the first half of November of 14 2017 until the declaration was executed on 15 December 13th. I don't know when it was produced. 16 Q So do you recall how many hours you 17 spent in preparing your declaration from November 18 of 2013 -- 2017 to December 13th, 2017, when you 19 signed your declaration? 20 MR. SUH: Same objection. 21 No, I don't have any recollection. Α 22 Was it more than ten hours? Q 23 MR. SUH: Same objection. 24 А Just generally I would say that it -- it 25 certainly would have been more than ten hours.

Henderson Legal Services, Inc.

202-220-4158

168 1 0 Would it be more than 50 hours? 2 MR. SUH: Same objection. 3 I don't have a recollection. Ά 4 Was it more than 100 hours? Ο 5 MR. SUH: Same objection. 6 Α I don't have any specific recollection, 7 but 100 hours seems like it probably would have 8 been -- it would have been less than that, but I 9 don't have a recollection. 10 Partly there was, I think we talked 11 before how it was just about the period I had been 12 moving to California. So a lot of things going on 13 besides just the work on this, so I just don't 14 recall with any more specificity. 15 Other than counsel, did anyone else Q 16 assist you in preparing this declaration? 17 Α No. 18 At the time you prepared this Q 19 declaration, did you believe the statements made 20 in the declaration were true? 21 Α Yes. 22 Q Are there any statements in your 23 declaration that you now believe are not true? 24 Α No. 25 Does this declaration set forth all of 0

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

169 1 your opinions in connection with claim 2 construction? 3 MR. SUH: Objection, form. 4 I would say so other than I'm just А 5 thinking here right now that, of course, there's 6 many of the terms from the claims are not listed 7 specifically here, in which case, my 8 understanding, they would be given the plain and 9 ordinary meaning. 10 0 Okay. And does this declaration set 11 forth all of your opinions in connection with the 12 validity of the claims at issue? 13 MR. SUH: Objection, form. 14 Α Yes. Are all the basis -- strike that. 15 Q 16 Are all the bases for your opinions set 17 forth in your declaration, Exhibit 1003? 18 MR. SUH: Same objection. 19 Α Yes, they are. 20 0 Dr. Alpert, you've been retained by 21 Hynix in this IPR proceeding, correct? 22 Α Yes, sir, at least by the attorneys 23 representing Hynix. 24 0 You've been retained by Hynix or the 25 attorneys representing Hynix in four other IPR

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

1701 proceedings; is that correct? 2 Did you say four other? Α 3 (Nodding head.) Q 4 Not to the best of my recollection. А 5 Do you believe it's more than four? Q 6 Α No. 7 0 Well, I have here a number of IPRs 8 listed where I believe you submitted a 9 declaration. Did you submit a declaration for 10 Hynix or its attorneys in IPR2014-00970? 11 MR. SUH: Objection. Calls for 12 speculation. 13 I don't remember the number. Α The one 14 other that I'm recalling is, I believe it was the 15 '837 patent, also to the same inventor, and we 16 were sitting here last August, I believe. That's 17 the only other one that I recall sitting here that 18 related to Hynix. 19 Okay. So you haven't been hired by 0 20 Hynix or the attorneys for Hynix in any other IPR 21 beyond the IPR for the '837 patent and the IPR for 22 the '623 patent? 23 Α I don't recall any other matters like 24 that. 25 Dr. Alpert, did you provide your rate 0

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

171 1 for providing expert services? 2 А I believe so. 3 Yes, I'm just looking at paragraph 8 4 indicates the rate -- the compensation rate is 5 \$550 per hour. 6 0 Now turning to paragraph 9, it states 7 that you previously submitted declaration in five 8 IPR proceedings. I certainly recognize the final 9 IPR, IPR2017-00548, as being the IPR in the '837 10 patent, for the '837 patent, I should say. 11 Do you recall if those other four IPRs 12 related to Hynix? 13 Α To the best of my recollection, they did 14 not relate to Hynix. 15 MR. ARJOMAND: Let's take a quick 16 two-minute break and I'll come back. 17 (A brief recess was taken.) 18 MR. ARJOMAND: Back on the record. 19 BY MR. ARJOMAND: 20 Dr. Alpert, can I direct you to 0 21 paragraph 159 of your declaration. 22 Α Looks like a long one. 23 0 I just want to understand, in this 24 paragraph you are referencing how Talbot meets the 25 element of a notification signal indicating the

Henderson Legal Services, Inc.

202-220-4158

		172
1	status of one or more training sequences, correct?	
2	A Yes, that's what the first sentence of	
3	the paragraph says.	
4	Q Okay. I wanted to direct you to page 93	
5	of your declaration, which is the continuation of	
6	paragraph 159. Do you see the sentence that says,	
7	"During its training mode, Talbot explains that	
8	the memory controller monitors the looped back	
9	training pattern data (i.e., also referred to as	
10	the CRC information) and shifts the training	
11	pattern data in increments until the looped back	
12	training pattern data is byte-locked (or	
13	<pre>bit-locked)."</pre>	
14	A Okay, I do see that.	
15	Q My question to you, Dr. Alpert, is, do	
16	you believe that this disclosure that I just read	
17	of Talbot is what meets in your opinion the claim	
18	language notification signal indicating the status	
19	of one or more training sequences?	
20	MR. SUH: Objection, form.	
21	Mischaracterizes testimony.	
22	A (Document review.)	
23	Yes, I believe it is a good description	
24	of how Talbot discloses the notification signal.	
25	MR. ARJOMAND: Okay, thank you.	

Henderson Legal Services, Inc.

202-220-4158

		173
1	With that, I have no further questions.	
2	EXAMINATION BY COUNSEL FOR PETITIONERS	
3	BY MR. SUH:	
4	Q So I have a couple of questions. Before	
5	the earlier right after the earlier break, you	
б	said you had something to add to regarding	
7	Talbot, and counsel said I could redirect instead	
8	because he was running low on time. Do you recall	
9	that?	
10	A Ido.	
11	Q So what was that about?	
12	A Yes, what I noticed, I think we were	
13	talking about paragraph 52, and I noticed that	
14	paragraph 53 describes a one operation of	
15	training for Talbot, and it talks about to train	
16	the DDQ path, it indicates that the memory	
17	controller will adjust the phase of the data to	
18	obtain a bit error rate of substantially 50	
19	percent. And then it says, "The 50 percent	
20	transition error rate may be indicative that the	
21	write data is being sampled near the edge so,	
22	therefore, the memory controller adjusts the phase	
23	of the write data back by," it says, "0.5 UI," so	
24	0.5 clock cycles. And I was I did just want to	
25	point that out because I believe very early on,	

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

174 1 maybe even this morning, I had been asked some 2 questions about kind of examples of training 3 patterns, and I think that I gave this example. Τ 4 recall giving this example. At that time I didn't 5 recall that it had been documented in Talbot. 6 0 I see. Thank you. 7 Okay. And before the break, counsel 8 directed you to paragraph 159 of your declaration 9 and asked you whether in your Hazelzet and Amidi 10 combination, whether it was the memory controller 11 that was being trained as opposed to the memory 12 I think your answer to that was the module. 13 memory controller. Do you recall that? 14 MR. ARJOMAND: Objection, form. Objection, leading. 15 16 I believe I generally recall that. Α 17 I recognize that paragraph 159 is very Q 18 long. It's four pages long. Can you read 19 paragraph 159 of your declaration again. 20 Α Actually let me just go back to clarify. 21 The question that you asked related to Amidi or 22 Talbot? And I might have heard it wrong. 23 0 Maybe it was Talbot. Oh, maybe that was 24 So if it was Amidi -- so 159 is about why. 25 Talbot. Okay. So strike that.

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

175 1 So during the course of your testimony 2 today, you referenced your declaration at certain 3 points in time, right? 4 Yes, it did come up. А 5 If you forgot to mention some sections Ο 6 of your declaration that may have been responsive 7 to the questions that you were asked today, did 8 you mean to take back anything you wrote in your 9 declaration? 10 MR. ARJOMAND: Objection, form. 11 Objection, leading. 12 А No, I didn't mean to take back. It was 13 just a matter of trying to identify from the Table 14 of Contents and my recollection where the most 15 relevant information was responsive to the 16 questions. 17 Was training a well understood term to a Q 18 POSITA by June of 2009? 19 Α Yes, it was. In fact, I had been --20 there had been a kind of an everyday example or 21 kind of an antidote I remembered that wasn't in 22 here. I failed to bring it up earlier. I just 23 was remembering at Intel when we talk about 24 anybody learning a new skill, whatever it might 25 be, technical skill or management skill, then they

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

		176
1	would always talk about, you know, how to develop	
2	a skill, you need some awareness, training and	
3	then feedback. And so I think that training is	
4	used in that same everyday sense here. You get a	
5	chance to try something, then you get some	
б	feedback, and based on that, able to improve the	
7	quality of the operation, in this case from memory	
8	modules.	
9	Q And does the '623 patent give a special	
10	definition of the term "training"?	
11	MR. ARJOMAND: Objection. Leading.	
12	A No, I don't believe within the patent	
13	itself there's any special definition. It would	
14	be the plain and ordinary meaning.	
15	Q Does the '623 patent use the term	
16	"training" in a plain and ordinary sense as	
17	understood by a POSITA by June of 2009?	
18	MR. ARJOMAND: Objection, leading.	
19	A Yes, I believe it does.	
20	Q Earlier in connection with your	
21	testimony regarding how memory modules can be more	
22	sophisticated compared to processors, you	
23	mentioned a particular type of training that	
24	involves the DRAM performing some test and	
25	reporting back to either the buffer or memory	

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

```
177
    controller whether there are some errors. Do you
 1
 2
    recall that?
 3
               MR. ARJOMAND: Objection, form.
 4
          А
               Generally I do.
 5
               And do you recall the name of the
          0
 6
     training you were talking about then?
 7
          Α
               I don't -- I don't know for certain
 8
    which I was talking about, but there is something
9
    called a ZQ training. There's both a long and a
10
    short version of it, and I believe that's the type
11
    of training that I did have in mind at least in
12
    response to one or more questions in that
13
     sequence.
14
          0
               So you said a ZQ training. Was that
15
     training known before June of 2009? Do you happen
16
     to know?
17
          Α
               I believe that it was.
18
          Q
               And do you know what a CA bus training
19
     is?
20
               MR. ARJOMAND: Objection, leading.
21
               No, I'm not familiar with the -- what
          Α
22
    type of training that involves.
23
          0
               Would it be fair to say that you are not
24
     testifying about the CA bus training at any point
25
     in time of your deposition today, correct?
```

Henderson Legal Services, Inc.

202-220-4158

July 20, 2018

```
178
 1
               MR. ARJOMAND: Objection.
                                           Leading.
 2
               I would say that's correct.
          Α
                                              I was not
 3
     testifying about the CA bus or CA bus training I
 4
     think you called it.
 5
               MR. SUH:
                          I pass the witness.
 6
               MR. ARJOMAND: Let's take a quick break.
 7
     I'll consult here with my colleague and hopefully
 8
    we can end the deposition very soon.
9
                   (A brief recess was taken.)
10
               MR. ARJOMAND: Back on the record.
                                                      We
11
    have no further questions.
12
                                 Thank you very much.
               MR. SUH:
                         Okay.
13
14
               (Signature having not been waived, the
15
     deposition of Donald Alpert, Ph.D. was concluded at
     7:01 p.m.)
16
17
18
19
20
21
22
23
24
25
```

Henderson Legal Services, Inc.

202-220-4158

	179
1	CERTIFICATE OF SHORTHAND REPORTER
2	I, Michele E. Eddy, Registered Professional
3	Reporter, Certified Realtime Reporter, and Notary
4	Public in and for the District of Columbia, the
5	officer before whom the proceedings were taken, do
б	hereby certify that the foregoing transcript is a true
7	and accurate record of these proceedings; that said
8	proceedings were taken in Stenotype note by me on the
9	20th day of July, 2018, commencing at 10:00 a.m. and
10	ending at 7:01 p.m.
11	I further certify that present on behalf of
12	the Petitioner, Wonjoo Suh, Esquire, of Sidley Austin,
13	and on behalf of the Patent Owner, Mehran Arjomand,
14	Esquire, of Morrison Foerster.
15	I further certify that I am not related to,
16	nor associated with any of the parties or their
17	attorneys, nor do I have any disqualifying interest,
18	personal or financial in the actions within.
19	IN WITNESS WHEREOF, I have hereunto set my
20	hand and affixed my notarial seal this 22nd day of
21	July, 2018.
22	My commission expires July 14, 2022
23	
24	
25	MICHELE E. EDDY

Henderson Legal Services, Inc.

202-220-4158

		180
1	ACKNOWLEDGMENT OF DEPONENT	
2		
3	I,, do hereby	
4	acknowledge that I have read and examined the	
5	foregoing testimony, and the same is a true, correct	
б	and complete transcription of the testimony given by	
7	me, and any corrections appear on the attached Errata	
8	Sheet signed by me.	
9		
10		
11	(DATE) (SIGNATURE)	
12		
13	NOTARIZATION (If Required)	
14	State of	
15	County of	
16	Subscribed and sworn to (or affirmed) before me on	
17	this day of, 20, by	
18	, proved to me on the	
19	basis of satisfactory evidence to be the person who	
20	appeared before me.	
21	Signature:	
22	(Seal)	
23		
24		
25		

Henderson Legal Services, Inc.

202-220-4158
Alpert, Ph.D., Donald

July 20, 2018

				1
A	actions 25:24	32:8 90:12	180:16	178:15
A-L 5:10	26:6 141:11	addresses	affixed 179:20	altitudes 55:5
	142:5 179:18	52:5 94:8,13	ago 143:8	amendments
a.m 1:19 179:9	active 61:20	143:5	148:21	156:15
able 13:25	62:1,4	addressing	161:11	AMERICA 1:5
18:19 20:16	acts 147:9	56:4	agree 83:23,25	Amidi 8:12
32:2 41:24	actuality 39:18	adds 105:1	112:19	145:5,18,23
64:15 66:14	adaptively	adjust 27:25	142:22	146:1,2,5,10
133:17 176:6	135:14	28:5,12	aimed 144:21	146:16,18,19
access 22:8	137:12	135:14	algorithm	146:23
66:9 69:25	add 145:8	137:12	85:25	147:10,11,13
71:4,9,24	173:6	138:12	alignment	147:18 148:7
72:13,24	added 83:1	173:17	136:24,25	148:12 149:1
73:2 90:25	106:4	adjusted 25:22	138:2 153:22	149:6 150:4
92:20,24	addition	26:23 28:19	allow 75:1	150:13 151:3
93:12 94:4				
146:21,22	136:21	30:2,8,13,25	103:13 114:9	151:13 152:5
147:12,15	additional 7:7	161:25	134:15	152:11 153:5
148:7,13,14	12:1 34:16	adjusting	allowed	153:19,22
accessed	54:8 82:17	136:22	149:23	157:13
68:21 69:10	105:1	144:11	allows 84:18	162:10,17
69:14 70:2	address 21:5	adjustment	Alpert 1:16 2:1	165:1,22
accesses 31:2	27:8,11 29:7	138:10 139:4	4:13 5:5,10	166:7 174:9
65:24 89:22	30:4 52:4	142:12	5:12,18 6:22	174:21,24
89:25 91:24	54:7 55:1,10	149:22	8:24 11:5,15	Amidi's 148:4
92:21 96:2,7	55:22 56:10	153:13,21	12:12 13:12	153:10,12
96:11,12,14	56:15 57:16	adjustments	14:16 16:23	amount 22:12
accompanied	57:23 58:16	24:21,23,25	33:16,24	amounts
153:3	58:22 59:20	138:20	52:23 62:17	24:13
accurate 7:19	59:25 60:11	158:10	62:22 75:12	amplification
179:7	60:14,20	adjusts 136:21	87:22 90:2	35:18
accurately	61:9,14,21	173:22	99:21 100:6	analogous
45:16	62:6 75:10	advance	109:22	107:13
achieve 141:5	83:3 93:11	145:19	116:13	analysis 14:14
144:10	93:14,17	advanced	121:23	84:22 88:23
achieving	94:4 109:14	16:22	127:16 130:7	96:21 153:13
142:9 144:21	127:13	advantage	130:9 145:11	154:23
acknowledge	132:14	79:21	153:25	analyze 22:10
112:1,23	146:11,20	advantages	156:24 157:5	141:4
122:18 180:4	147:3,6,14	144:7	159:8 166:15	analyzing 20:8
ACKNOWLE	147:15,21	affect 21:14	169:20	and/or 160:20
180:1	148:16,16	23:12,15	170:25	160:23
act 147:9	150:6,21	57:25 149:24	171:20	Angeles 3:15
action 146:8	addressed	affirmed	172:15	announce

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				3
171:16,18	belief 16:2	141:25	109:5 115:5	board 1:3 8:25
172:8,11	believe 9:3	147:10	123:16	96:19 97:1.5
173:23	10:10,15,16	148:25 149:5	136:24 138:5	Board's 9:14
174:20 175:8	10:22 15:9	150:12	138:9 139:20	bottom 63:14
175:12	15:23 16:23	152:24 154:6	141:5 142:23	65:5 82:22
176:25	17:7 19:10	154:19,22	143:3,5,10	87:12 140:24
178:10	19:17 31:8	158:14,22	143:14,19,21	142:6,24
backed 28:17	31:21 33:23	164:20 166:6	144:10,17,21	143:1,20
background	35:12 36:5	168:19,23	146:9 165:14	Boulevard
13:21 109:10	39:2,12 40:2	170:5,8,14	173:18	3:14
bad 147:3,14	40:15 41:2	170:16 171:2	bit-lock 136:19	bound 120:12
150:21	43:8 48:16	172:16,23	136:24 142:9	140:2
based 13:22	48:22 49:6	173:25	143:25	boundary
14:8 25:22	50:12 58:20	174:16	153:13,22	76:21
27:12 36:4	63:13 66:16	176:12,19	157:17 158:2	box 50:6
60:2 67:18	67:5,13,24	177:10,17	158:16	break 6:14
70:18 77:21	68:12 70:9	believed	bit-locked	14:24 33:6
77:23 90:17	71:2 73:21	154:15	172:13	62:14,17
91:5 94:4	76:9 77:24	BER 141:6	bits 37:13,16	63:2 87:17
95:23 106:3	79:5 83:4	best 5:20	37:21 54:9,9	87:22 109:18
114:13	84:13 87:1	70:21 121:4	68:23,24	109:22 109.18
124:12	87:12 90:11	153:23 170:4	69:7 73:24	129:25
		171:13	74:11 76:3	129.25
133:16	90:18,25	better 26:4		171:16 173:5
135:17 140:20 146:3	91:6 93:3		76:12,15,17	174:7 178:6
	94:24 96:3,8	65:18,19,20	77:13,22	
148:11 158:2	99:21 100:23	88:17 149:19	78:25 79:9	breaking 33:9
162:16 176:6	101:11	beyond 7:8	83:1,1 84:6	breaks 6:20
bases 169:16	102:13,22	10:19 11:2	84:19 93:18	brief 33:13
basic 20:8	104:10,23	14:2 21:8	102:4,6,9	87:20 109:20
basically 66:2	105:9,19	57:3 170:21	103:6,11,13	130:3 144:25
80:9	107:2 108:11	bidirectional	103:22,23,25	159:5 171:17
basing 161:8	108:19 109:1	136:9	104:11,21	178:9
basis 15:11	109:6,15	binder 145:6	105:1,1,4,6	briefly 36:23
81:6 104:2	110:4,6	bit 27:2 29:22	105:10,15,17	130:22
169:15	111:16,24	30:14 37:24	106:3,9,20	bring 175:22
180:19	112:7 113:5	38:24 44:15	106:23,25	broad 17:21
batch 102:9	115:23	55:8 59:23	107:6 115:15	18:9 53:18
BCMD 136:12	119:18 120:7	68:15,15	126:24	broader 53:17
136:17,22	122:7,21	73:8,11	block 54:19	broadest
beginning	130:21,22,24	78:14 79:19	68:3 73:22	149:1,7
141:16	131:12 132:6	81:19,22,24	81:9 87:9	152:3,5,19
behalf 3:3,11	133:23	95:18 101:13	105:12,18	154:7,17
179:11,13	140:22	103:21,23,24	108:2 136:4	155:7

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

	1	1	1	1
broadly 73:14	104:13	102:19	132:15	cases 107:20
broken 141:4	117:18	108:13	133:21 146:6	categories
Buchmann	119:11	109:14 114:5	177:9 178:4	53:3
8:21,23	121:14	114:6 133:22	calling 41:25	category 53:4
99:18,22	124:22	138:9 177:18	41:25 164:11	cause 23:13
100:2,4,7,8	143:20	177:24 178:3	calls 29:5	23:14 55:7
100:12,13	buffer 29:12	178:3	31:19 61:4	55:21
101:3,10,19	29:19 47:13	buses 83:3	63:24 66:20	causes 136:6
101:24 102:5	48:19 50:17	114:4,8,8,9	76:7 83:19	CE 76:25 77:2
102:8,25	50:24 51:11	114:16	103:8 114:16	77:13 78:2
103:5,16	79:10 98:5	bypassed 67:4	153:16	84:9,23 85:9
104:4,9	98:10,18	byte 68:11,11	167:10	cell 55:13,15
107:13 108:2	99:5,12	136:25	170:11	55:17,25
108:7 109:23	100:24,24	byte-lock	capability	cells 52:9,11
110:19,20,24	101:10	136:19,24	65:23	52:14,18
111:2,20	103:15 125:9	byte-locked	capable 17:6	55:23 56:5
113:25	130:14,19	172:12	54:21	center 134:24
114:21,24,25	131:5 133:3		capacity 35:22	central 70:2
115:13 116:2	133:8 134:2	C	36:1	certain 19:14
116:14,20,25	134:8,12	C 3:1 5:1	capital 34:13	19:16 21:18
117:4,10,14	135:10,16,17	102:16	34:13,14,14	24:17 26:14
118:4,11,12	135:23 136:7	CA 177:18,24	102:15,15,16	34:15 36:1
119:3,19,20	136:23	178:3,3	carefully 70:7	49:3 54:10
120:17 121:7	138:12	calculating	carries 49:23	54:14 64:20
121:18 122:2	139:13	79:19	52:21 97:20	64:24 67:5,7
122:4,9,19	141:17	calculations	160:10	67:10 112:15
124:19 125:4	159:23	84:16	carry 52:4,5,6	142:3 156:16
125:7,18	160:14,15	calibrating	52:7,14,16	156:17 158:7
126:6,10,11	161:21,22	26:18	108:14	158:10,18
126:14,17	163:7 176:25	California 3:15	124:21 125:3	175:2 177:7
127:18,20	buffers 48:9	168:12	carrying 48:24	certainly 64:1
128:8 129:12	48:11 113:18	call 25:20	cascade 114:4	139:3 154:9
129:20	125:12	31:12,17	114:20,22	154:21 155:1
139:22 140:8	144:14	41:15 44:22	cascaded	156:12
140:12,19,22	burning 25:20	124:5 149:19	113:18	164:19
142:6,18,20	bus 29:8 69:14	called 9:2 11:9	121:14	166:19
142:22	69:19,21	16:7 25:6	case 63:18	167:25 171:8
143:20	70:1,1,5,7,8	31:21 43:22	72:2,18	CERTIFICATE
144:13,17	70:18 71:1,6	46:7 50:3	78:24 91:17	179:1
152:1 153:15	71:19,21,22	54:9,13,19	91:19 127:24	Certified 2:7
157:12,17	71:23 72:5	63:7 76:22	137:11 146:8	179:3
158:15	72:12,12,19	79:11 86:1	157:16 169:7	certify 179:6
Buchmann's	72:25 73:1	100:16	176:7	179:11,15

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				5
cetera 142:10	108:3,4	55:1 56:1,25	claims 17:13	close 23:20
challenge	chip 27:1,7,13	102:17,18	32:19 148:25	28:16
17:20	30:4 31:5	138:12	149:5 151:3	closest 160:9
challenges	35:9,12,14	circuits 22:6,8	154:4 156:16	CLR 1:25
20:15	35:21 36:3,7	24:22 32:2,6	169:6,12	CMD 133:1
challenging	36:11 37:15	138:15	clarification	139:10,17
20:4 21:14	37:22 38:4,6	circumstanc	69:4	co-pending
22:1,16,21	38:8,12,13	66:15,17	clarify 13:2	11:6,12
chance 176:5	38:16,23	83:6	51:10 115:22	code 41:20
change 80:4	39:1,23,25	citation 155:16	165:9 174:20	54:21 74:19
150:10	40:11,12,22	161:24	class 54:13	74:20,22
changes	40:24 41:10	citations 34:16	clean 120:8	107:18
152:23	41:13,17	cite 138:20	clear 50:25	125:20,21,24
158:10	42:1,10,19	citing 160:4,20	115:12	125:25 126:4
163:24	42:20,24	claim 33:19,22	143:18	126:5 160:24
changing	43:3,5,18,25	33:24 34:3	clearer 30:14	codes 54:13
55:13 56:23	44:3,8,14,24	34:23 45:7,8	clearly 116:23	54:14
channel 125:9	45:5 48:2	45:12,13,20	122:14	coding 54:10
characteristic	55:8,14	45:25 46:1	clock 26:23	54:13 56:19
	,			
22:2 158:23	61:15,19,25	46:10 86:12 86:14,16,17	27:9,10,15	colleague 178:7
characteristi	62:4 65:7	, ,	27:20,25	-
13:16 25:16	67:2 79:11	86:21,22,24	28:2,5,10,13	collectively
135:15,21 137:12	79:12,17	87:2,23,23	28:16,17,19	44:22 131:11
-	84:11,15,17 123:14	88:1,4,9,10	29:3,23 30:1	college 15:16
characteriza		88:12,24	30:8,18,21	Columbia 2:9
24:14,15	127:10	89:7,11,12	30:24 31:8	179:4
25:22	128:19	89:14 90:5,7	31:13 32:3,5	column 17:1
characterize	chip-like 36:3	92:8,11	40:8,17	47:7 88:25
18:11 86:5	chips 20:2,3	96:18,25	61:11,16	100:8,13
check 21:21	20:18 21:7	97:1,6,10,11	62:5 70:9,22	101:19,24
37:13,16,21	25:15 27:4	97:13,21,25	76:2,13,21	102:13
37:24 54:9	47:24 52:11	98:1,14 99:8	77:11,17	105:21
73:8,10	52:18	99:9 116:20	78:12,15	106:11 112:5
74:11 76:3	chipset 25:6,8	117:1,13	79:1,3,20	113:23
76:12,14,17	chipsets 36:5	118:5 149:20	80:2,6,12,14	140:12,15,21
77:13,22	choices 53:22	151:12,12	80:18 132:14	140:24
78:13,25	circle 141:23	154:23,24	136:22	141:13 142:6
79:9 84:6,19	circled 132:18	155:3,6	138:10,14,18	142:24 143:1
93:18 96:2,7	circuit 29:13	156:17	139:4 173:24	143:21
96:12 163:8	96:19 97:1,5	160:16 169:1	clocks 21:6	155:16
checking 59:8	98:1,4,21	172:17	77:1 78:13	combination
81:9 83:7	99:8	claimed 45:19	78:15 80:15	84:13 114:6
84:16 87:14	circuitry 53:23	86:20	80:16	116:16,19,24

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				6
117.2.0	20.0 27.40	111.10 110.0		
117:3,9	29:9 37:12	111:19 112:9	company 16:7	conclude
120:17 121:8	37:16,21,24	112:14	16:7,9	146:25
122:1 123:22	52:6 55:10	113:13	comparable	154:16
124:12,21	56:10,15	121:17 127:9	134:18	concluded
125:22	57:16,23	127:21,25	compare 60:2	178:15
127:18 128:8	58:16,23	128:3 133:3	142:17	conclusion
128:21 129:1	60:11,14,20	133:8 157:23	compared	29:5
129:8,15	61:9,14,21	158:3,17	73:24 121:10	conclusions
147:18	61:22 62:6	commencing	154:5 176:22	14:7
151:13	62:11 83:3	179:9	compensate	condition
152:21 159:9	93:12,15,17	commission	158:12	72:14 136:4
159:16,19	94:5 100:22	179:22	compensation	150:23
161:4,16	101:9,14	common 32:3	171:4	conditions
162:6,10,12	102:9,19	158:14,22	competently	27:13
162:19 163:6	106:4,15,17	commonly	5:16	conduct 55:5
163:13,18,23	106:24 107:5	36:6 57:1	complete	conductor
164:4,13,16	108:9,14	communicate	124:18,18,24	37:15,20
164:19,22	109:14 110:3	38:9 41:24	180:6	38:2,3,5,22
165:1,11,23	111:9,9,21	70:11 126:23	completed	38:24 39:21
166:2 174:10	112:20,25	159:21	123:12	40:1
combined	113:1,3,5,6	communicat	125:15 126:3	conductors
93:18 119:17	116:1 121:7	22:19 26:18	complex 22:9	37:7 40:20
119:19 124:4	121:11 123:9	28:1,18 31:1	138:14	40:22 42:11
126:20	123:9,12	32:4 37:13	complexity	44:23
162:23	124:5,8,17	44:9 49:20	144:7	conferences
combining	124:24 126:2	75:4 119:21	complicated	16:20
116:14	127:10,13,14	communicat	19:11,16	configuration
come 13:1	128:22	37:16,20	21:9,17	47:12 48:2,5
22:6 29:7,11	132:14	communicat	components	114:17
58:5 103:3	136:25	19:25 37:7	20:17	configured
123:13 133:4	146:11,20	40:4 41:5	comprises	34:14
136:7 153:25	147:6,21	113:18	35:4	confirm
171:16 175:4	commands	114:10	computer	164:15
comes 19:22	27:8 30:4	communicat	13:20 15:15	confused
21:13 31:16	52:7 54:8	20:22,24	15:25 44:19	123:16
64:12 121:21	59:21 60:1	28:24 30:3,5	computers	conjunction
122:5 123:10	102:16 103:2	39:4 58:11	36:16	16:13 61:15
coming 43:2	103:6,14	101:1 103:14	concern 43:23	connected
76:15,22	104:6,11,20	104:13	44:1,5 55:3	70:13 114:3
85:7 106:23	109:24	113:21 114:7	concerned	connection
154:7	110:13,13,16	114:11	57:15 58:14	97:7,11,14
command	110:17,20,21	128:18 134:4	concerns	97:16,17
21:5 27:11	111:2,3,4,7	134:5	57:20,21	98:24 121:14
	111.2,3,4,7	104.0	51.20,21	30.24 121.14
	I	I	I	l

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

136:20

159:22

correctly

158:20

correspond

78:17,21

68:23 100:1

135:16 158:9

July 20, 2018

8

39:22,24 declaration **DED** 50:6 **covers** 14:6 **CRC** 132:22 44:7 52:14 4:13 8:1 deficiencies 136:12,15,17 52:16 54:7 12:11,13,19 158:12 definitely 55:14 58:25 13:7,14 14:5 139:11,17 62:4 68:5 14:8,10 18:1 57:19 70:10,22 34:7 51:1,9 definition 53:9

10.11,21	100.22	10.10,22	01.1 01.1,0	
94:23 95:3	160:19,23	74:25 76:3,4	51:18 86:18	176:10,13
111:17,25	163:1,4,8,15	76:5,22,23	86:19 88:6	degree 18:18
corresponded	163:16,17,22	77:12,21	90:7,13,18	delay 28:17
77:7	164:1,23	78:11,16,17	95:11,12	78:1 80:23
correspond	172:10	78:25 79:2,9	96:22 116:15	81:8 83:1
156:13	credential	79:16,25	118:15	delays 32:4
correspondi	18:18	80:1,4 81:15	121:24	66:2,5 138:8
74:10 78:12	critical 73:15	82:4 83:15	122:12,16,24	density 109:12
126:6 147:6	cross 22:22	84:6,18 85:6	145:24	Denver 55:5
corresponds	23:1,2,5,10	132:4,6,22	148:20,22	depend 17:22
125:4	24:4	133:18,22	149:13,16	35:22,24
cosmic 55:3	CRR 1:25	134:3,5,12	151:17 153:3	36:13
55:16,24	crunched 84:7	134:18	154:2 155:5	depending
56:5	93:19	135:15,16	155:11	27:9 66:15
cost 20:6	crunching	136:20	156:21 160:1	depends 56:18
22:13 36:14	106:3 107:22	137:13,14	160:6 165:7	depicted 39:8
114:13	CS 84:12	138:7,14,18	166:12,13,17	48:2,12,23
counsel 5:7	current 27:13	139:5 162:25	167:1,5,9,14	102:14
6:14,19,22	cycle 61:11	163:8 172:9	167:17,19	104:19
62:19 145:15	62:6 79:1,3	172:11,12	168:16,19,20	depicting
168:15 173:2	cycles 77:12	173:17,21,23	168:23,25	100:22
173:7 174:7	77:18 78:3	DATE 180:11	169:10,17	depicts 100:9
counter 71:15	80:12,14,18	day 153:15	170:9,9	DEPONENT
County 180:15	136:13,15,18	166:9 179:9	171:7,21	180:1
couple 57:1	173:24	179:20	172:5 174:8	deposed 5:19
68:9 173:4	Cyclic 160:24	180:17	174:19 175:2	deposition
coupled 43:3		DDQ 136:9	175:6,9	1:16 2:1 4:11
course 22:10		173:16	declared 147:1	6:4,23 7:8,12
55:22 169:5	D 5:1 34:13	dealt 58:6	147:13	7:16,21 8:2,8
175:1	D-I-M-M 35:5	decades 15:13	150:19	8:13,18,22
court 6:8,10	97:3	December	decoded	9:7,18,21,24
154:6	D.C 1:17 2:4	122:15	125:11	10:15 11:13
coverage	3:7 5:2	167:15,18	decoder	12:2 99:23
65:16,18	data 21:5	decide 63:11	105:18	145:18,19
67:18	26:24,24	decision 9:2,3	106:12	177:25 178:8
covered 69:3	28:15 30:4,6	9:7,11,14	decoding	178:15
149:12	31:4 37:7	64:6 67:18	106:14,15	derive 147:5

Henderson Legal Services, Inc.

202-220-4158

www.hendersonlegalservices.com Exhibit 2006 Page 188 Netlist, Inc.

Alpert, Ph.D., Donald

July 20, 2018

				9
derived 106:24	162:15	108:20	59:3,4 75:6	disclosure
descramble	163:11	diagrams	85:18 86:12	17:3,3,5,12
140:2	detecting	75:15 81:14	97:21 99:15	52:10 60:23
describe 44:13	53:24 54:23	82:3	101:18 104:3	64:20,23
described	86:2 105:24	dictionaries	110:18 113:7	69:9 79:6
14:12 42:23	125:10	156:19,23	127:1 130:9	83:5,21
56:9 68:14	detection 66:3	dictionary	134:23	102:12
102:25	86:2 105:5	45:1	148:21	112:12
135:10 136:1	160:20,23,24	difference	151:17	114:15
160:4	determine	38:1,3 40:9	156:24 157:5	116:11
describes 17:2	14:4 15:12	42:24 69:20	157:9 166:12	119:12
85:15 129:12	54:11 74:12	132:1,3,13	171:20 172:4	130:22
140:25	77:20 79:13	132:20,23,25	directed 16:12	137:21
173:14	84:8.23 85:8	133:6,10	17:16 26:6	140:21
description	93:19 99:3	differences	54:24 56:4	141:20
36:25 111:17	107:22	27:9 42:14	57:22 109:7	142:19
113:4 141:7	147:25	42:16 132:9	109:16	144:21
172:23	155:25 156:8	142:21	144:17	153:19,21
design 24:14	158:8,19	149:24	151:16 174:8	172:16
24:25 26:7	determines	different 17:24	directly 98:8	disclosures
70:25 114:12	148:2	20:18 22:24	disclose 91:12	67:14 85:14
designed 25:9	determining	23:6 39:24	100:7	113:19
43:6	13:13 14:15	61:7 64:2,3	disclosed	discuss 43:14
designers	15:4 16:15	104:17 116:3	13:17 97:3,4	62:18
26:7	17:9 28:14	131:22 132:7	97:4 102:24	discussed
designing	develop 20:16	138:9 144:11	118:11	43:15 79:25
19:23 156:25	176:1	147:7,15	119:20 122:4	93:16 143:10
detail 34:8	developed	148:16,17	150:4,13	151:25
69:16 135:10	34:12 70:15	154:4	discloses	153:14
152:25	developer	differently	34:12 45:17	154:22
details 138:6	67:23	140:20	47:23 90:19	157:11,14,17
detect 60:5	developing	DIMM 35:5	91:7 92:4	159:10
83:2 127:24	20:15	39:10,17	94:15 100:4	discussing
128:2 159:21	device 29:10	46:23 47:12	100:15	30:17 48:14
detected 49:11	29:19 160:14	47:14 48:12	117:14 152:1	63:3 109:4
53:2 66:9	devices 23:2	97:3	152:5,11	159:9
72:8,25 80:9	70:13 114:2	DIMMs 35:15	153:5 172:24	discussion
85:23 86:4	devoted 55:23	35:17,20	disclosing	26:6 33:12
87:8 90:24	diagram 75:7	36:6,10,17	58:21 91:17	53:10 149:20
94:9 107:9	75:17,20,25	36:25 39:8	91:19 94:16	155:18,22
107:19 146:2	77:4,15 78:7	39:14,19	129:21	159:14
146:3 148:6	78:9 79:24	47:23	133:17	discussions
159:23	83:18 84:24	direct 12:12	134:20	18:1
	•	•	•	•

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				10
dispute 149:19	double 54:23	DRAMs 56:6	142:13	40:21 41:13
disqualifying	105:24	drive 24:23	153:15	42:9,18 44:3
179:17	double-error	35:20 43:6	157:22 173:5	44:10 45:4
dissimilar	86:1	141:2	173:5 175:22	45:18 47:17
144:3	doubt 144:3	driven 46:14	176:20	47:18,24
distance 43:17	downstream	46:24 50:16	early 173:25	48:5 49:11
District 2:9	137:19	driver 46:25	easier 139:25	59:6,10,13
179:4	downtime	58:2 161:22	easily 41:24	59:17 63:4,8
disturbance	22:13	161:22	ECC 49:13	81:18,22
56:22	DQ 136:9	drivers 25:14	50:6 59:15	82:7 83:16
document	DQ 130.9 DQS 136:10	25:16 38:9	63:7,11,19	84:20 120:19
	DuS 130.10 Dr 4:13 5:12	38:12 136:9	63:22 64:16	
9:12,23 12:15 13:9		139:5 161:20	64:25 65:8	123:5,24
	5:18 6:22			124:9,13
34:5,25	8:24 11:5,15	161:25	65:17 66:6	EDC 160:24
35:11 36:19	12:12 13:12	drives 35:14	66:13 67:3,6	Eddy 1:25 2:7
37:9 46:20	14:16 16:23	73:6 99:5,12	67:12 71:20	179:2,25
47:5,19	33:16,24	99:13 136:16	71:25 72:17	edge 28:16
49:24 60:15	52:23 62:17	driving 35:24	72:18,22	49:4 76:2,13
64:17 65:3	62:22 75:12	56:24 98:6	73:22 74:5,9	97:7,11,12
65:12 66:22	87:22 90:2	98:10,23	74:17,18,19	97:14,15,16
73:13 82:10	99:21 100:6	drop 126:10	75:8,17,25	97:17 173:21
88:13 90:1	109:22	dual 34:12	76:1 78:24	education
90:14 98:3	116:13	100:25	79:7 80:5	13:19
100:21	121:23	due 23:19	81:18 82:6	EEC 105:18
101:22 102:1	127:16 130:7	58:17 80:25	82:15,20	effect 66:1
109:9 117:5	130:9 145:11	83:2 145:11	83:1,2,7,9,12	effectively
117:23 125:6	153:25	duly 5:6	84:6 85:10	32:5
134:10	156:24 157:5	duplicate 49:2	85:21,22	efficiently
151:22	159:8 166:15	dynamic 27:6	88:7 89:5,8	22:11
161:14	169:20	dynamically	89:10,23,25	either 13:2
172:22	170:25	135:14	91:24 92:5	21:15 23:14
documented	171:20	137:11	92:13,17	23:16 25:19
19:7 122:14	172:15		93:3,18	27:11 29:18
152:25 174:5	drain 45:22	E	94:19 102:20	29:21 47:7
documents	46:1,8,12,15	E 1:25 2:6 3:1	104:22,25	47:23 53:2
7:20 10:3,19	46:17,24,25	3:1 4:9 5:1,1	106:12 128:2	58:2 70:2
10:22 11:2	50:13,14	179:2,25	148:9,11	71:19,25,25
11:11	51:5	E-R-T 5:11	165:9,18,23	77:6,6 107:7
doing 59:18	DRAM 20:2	e.g 106:16	166:4,5	134:16 146:5
166:22	27:1 28:3,10	137:17	ECC/Parity	155:14
Donald 1:16	29:10,14,17	earlier 50:21	37:25 38:6	176:25
2:1 4:13 5:5	52:18 55:13	74:24 97:18	38:14,23	elaborate
5:10 178:15	55:14 176:24	110:8 113:11	39:23 40:10	142:20

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

electrical	102:3,24	36:14	106:14,17	179:12,14
13:19 35:18	103:11	envisioned	107:2,9,18	essentially
electronic	105:10	113:22	107:18,23	106:2
25:17	113:17	164:20	127:21 146:1	estimate 7:13
element 34:3	121:13 136:6	equalization	146:3,6,6,7	et 142:9
34:21 35:2,5	141:19	142:9	146:12,14,23	EU 163:18
40:6 45:11	144:12	equalize 141:5	146:25 147:1	event 122:7
45:24 47:16	embodiments	equivalent	147:12 148:1	events 55:20
50:1,4 60:1	13:17 114:1	92:24	148:2,5	everyday
77:18 80:25	121:15	Errata 180:7	150:18,23,25	175:20 176:4
84:7,21 85:7	emphasizing	error 31:12,18	159:21	evidence
86:15,21,22	144:6	32:7,11,12	160:20,22,24	180:19
88:3,11	employing	46:8,14	162:15 163:3	exact 126:10
89:13 90:7	138:11	49:10 50:6	163:11,16,25	exactly 10:6
93:19 96:18	enable 84:12	51:16,21,24	164:23,24	43:20
96:24 97:9	114:7 135:16	52:3,24 53:7	166:5 173:18	EXAMINATI
97:24 98:7	encoder	53:10,11	173:20	4:1,3,4 5:7
98:12,12	104:22,25	54:12,16	errors 22:5	173:2
99:6 100:25	105:22	55:7,9 57:8	28:11,14	examined
104:22 105:2	encoding	60:5 65:24	29:18 31:1,7	73:21 180:4
105:7,16	105:25	65:25 66:2,6	51:6 53:1,3,4	example 19:2
106:1,7,21	111:15	66:8 69:18	53:13,20,24	20:2 21:13
106:21	encoding/de	69:24 71:1,4	54:3,22,22	21:19 22:25
107:22 108:7	160:25	71:9,13,19	54:23,25	23:6 24:17
108:16 115:6	encompass	71:24 72:2,5	55:2 56:4,13	24:20,24
115:14	151:4	72:8,12,14	56:14,16,21	26:17,21,23
117:10	encountered	72:18,19,24	57:15,22	27:1,17 29:7
130:10,12	14:18	74:3,13,14	58:15 65:16	41:4,9 46:22
131:14	engineering	74:19,20,21	65:18,23	47:1 49:5
171:25	13:20	77:8,9,20,21	67:19 71:14	54:6,18 55:7
elements	engineers	79:14 80:7,8	71:16 72:9	55:12 56:22
33:19,21	15:17	85:23 86:10	72:11 75:3	61:16,19
34:2 37:5,17	ensure 24:9,17	86:22,25	85:24 86:3	62:11 63:19
37:18 42:12	25:25 26:8	87:1,3,3,7,8	94:2,10,17	64:21 66:23
45:11,24	26:12	87:14 89:20	94:19,22	67:23 85:24
86:15,23	ensuring	90:23,24	95:2,25 96:3	94:14 97:19
87:23 88:3	26:24 30:18	91:3,22 92:2	96:8 107:9	98:19 99:1
88:11 89:13	enter 63:4	92:22 93:20	108:4 127:25	102:14
90:6 96:24	123:9	93:24 94:5,8	128:3,18	104:19
97:9,24 99:7	entering 136:8	94:9 97:7,10	148:13 177:1	113:17 118:
160:22	entire 163:21	97:12,14,15	especially	119:2,11
embodiment	entirety 32:17	97:16 99:11	20:4	121:6 122:3
48:23 100:11	environment	105:5,24,24	Esquire 3:4,12	122:5,8,11

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				13
171:8	10:1 14:11	forth 12:1,19	160:13 173:1	generates
financial 55:4	16:11 18:8	13:14 14:5,9	178:11	87:9 119:5
179:18	19:13,21	68:5,25	179:11,15	generating
find 45:2 57:13	21:12 24:11	156:14	FUSCHILLO	81:10 89:1
60:23,25	26:2 30:10	168:25	29:4	generation
64:19 65:5	31:19 32:10	169:11,17	fuse 25:20	81:9 87:13
69:16 91:2	36:15 40:14	forward	future 94:10	generator
102:12	46:19 50:20	113:14,15	147:16 151:1	105:19
161:23	52:15,25	forwarded		106:13
finding 96:21	53:15 59:19	125:11	G	give 44:20
fine 6:12 11:25	61:13 73:9	found 65:25	G 5:1	54:5 65:18
12:5 120:10	73:18 74:8	66:23 82:11	gate 84:12	65:19,20
first 26:15	75:9 83:19	146:23	general 5:20	122:25 176:9
28:12 39:15	85:1 100:5	four 5:25 36:6	14:22 15:7	given 20:4
86:16,20	102:11 104:8	36:10,17,25	15:12 18:4	44:6 57:6
110:23 121:2	107:15 109:8	169:25 170:2	20:13 56:16	67:19 121:12
122:10 128:1	110:14	170:5 171:11	56:21 77:23	152:12 169:8
167:13 172:2	116:22	174:18	79:7 150:16	180:6
five 6:1 7:6,8	117:22 118:8	frequency	generally	gives 48:10
143:8 171:7	118:24	35:24 40:18	10:21 11:8	giving 174:4
flip-flop 27:18	120:23	114:13	18:16 30:2	go 6:5 12:2
flow 100:9	133:15,25	front 11:19	30:24 32:1	13:12 29:14
fly 60:25	134:2,9	12:10 32:13	32:23 53:1	33:18 34:8
focus 53:18	137:8 138:3	33:16,23	59:20 64:19	52:9,11 55:5
83:12 112:17	139:2 140:23	62:24 99:17	64:22 73:19	87:19 121:5
119:14	142:14	130:7 139:22	74:23 79:4	130:4 139:22
121:23 123:1	142.14	145:4 165:7	85:3 86:8	174:20
focused 53:16	150:15	FSM/comma	105:3 106:5	-
56:10 121:2	152:25 157:2	106:14	107:16	goes 98:10 111:5 114:11
			109:12	
focusing 37:3	158:5,21	function 36:8	110:10,12	123:13
52:8 103:4	159:18	65:8,8 85:4	112:1 128:11	132:15
Foerster 2:3	162:13 164:6	106:6 108:3	156:16 158:6	going 6:6
3:13 179:14	167:6 169:3	functional	159:13 160:3	11:23 22:15
follow 68:7	169:13	135:2	160:7 167:12	33:4 39:6
following 27:3	172:20	functionality		41:8 48:16
34:17 65:9	174:14	134:21 135:5	167:24	50:5 65:13
68:11 148:6	175:10 177:3	135:12,13	174:16 177:4	76:5 85:13
148:12	format 114:20	functioning	generate	87:16 90:5
follows 5:6	114:22	31:9,14	29:14 60:1	113:9 133:19
foregoing	formats 68:9	functions	73:23 79:8	139:8,9
179:6 180:5	forms 154:5	53:23	generated	141:22 150:2
forgot 175:5	154:20	further 92:8	60:3 73:24	168:12
form 7:17,22	158:16	114:11 159:3	74:2 141:2	good 5:12 26:9

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

14

Ir				14
26:12 33:8,9	73:20 105:15	99:16 107:14	123:22	156:7
87:17 172:23	141:7 146:17	108:1 109:4	124:11,20	HMC 101:2,4
gotten 73:12	harder 43:6	109:5,7,11	125:22	hope 165:16
140:4	Hazelzet 8:7	109:15 113:8	128:20 129:8	hopefully
graduates	33:17,20	116:14	129:15 159:9	178:7
15:16	34:3,10,20	117:16	Hazelzet-Tal	host 17:7
great 6:2 13:11	34:22 35:3	119:17,18,22	159:15 163:5	101:4,9
33:11 48:13	36:18 37:4,8	119:25 120:2	163:13,18	113:12 119:8
59:11 63:1	39:15 40:7	120:4,14,17	head 10:4	125:12 141:3
105:13 115:3	44:4 45:11	121:10,12,16	170:3	hour 33:5
greater 135:10	45:17,24	121:22 122:1	heads 6:11	87:17 171:5
ground 6:5	47:16,23	123:4,15	hear 36:20	hours 7:4,6,9
159:15	48:15,23	124:14 126:8	46:3,4 47:20	7:11,13,15
guess 10:13	49:22 52:8	126:13 127:2	60:16 89:16	167:16,22,25
11:9 17:15	53:17,19	127:5,6,18	106:19	168:1,4,7
50:25 51:15	54:18 56:3,9	127:20,24	110:22	hub 114:2
54:24 68:11	56:10 57:15	128:7,19,23	117:24	human 63:20
105:12	57:22 58:14	129:10	152:15	64:5,9
123:16	58:20 59:4	147:17,25	161:15	Hutsell 10:11
guidance	60:20 61:2	148:3,6	heard 40:25	Hynix 1:5,5,5
67:24	62:23 63:23	149:1,6	96:20 120:25	169:21,23,24
	64:20 65:2	151:3,13	174:22	169:25
H H	65:11,15	152:1,4,11	held 2:2	170:10,18,20
H 4:9	67:25 68:1	153:4 157:12	help 38:20	170:20
H-A-M-M-I-N	69:1,22	157:24	45:15 101:18	171:12,14
54:14	70:25 72:3	158:15	helps 101:21	hypothetical
H-U-T-S-E-L-L	73:5 75:7	159:12,17,19	hereunto	85:2 95:6
10:11	76:6 77:19	160:18,21	179:19	166:1
habit 34:12	78:3,18,21	161:3,16	high 55:4	I
half 167:13	78:22 81:1	162:5,9,19	109:12,13	
hamming	83:5 84:5,10	163:24,24	114:10 138:7	i.e 136:24,25
54:13	85:15,17	164:4,13,16	high-impeda	172:9
hand 40:11,13	86:23 87:24	164:18 165:1	136:10	12C 69:14,19
42:17,19 152:4 179:20	88:4,11,21	165:2,20,22	high-speed	69:21 70:1,7 70:23 71:6
handling	88:22 89:14	174:9	105:7	71:23 72:12
157:6	89:21 90:8	Hazelzet's	higher 38:14	72:25
handshaking	90:12,19	53:10 64:13	38:24	idea 13:23
17:6	91:2,7,14,17 91:19 92:4	86:20 126:18 160:14	highly 25:14 hired 170:19	101:16
happen 30:13	93:7 94:1,15	Hazelzet-Am	hiring 15:15	identical 40:22
177:15	94:22 95:24	165:10	history 10:12	41:2
happens 30:9	96:24 97:4,9	Hazelzet-Bu	32:22,25	identified
30:12,22	97:24 99:7	116:24 117:9	155:25 156:2	46:23 50:1
,	01.2100.1	110.27 117.0	100.20 100.2	
	I	I	1	I

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				15
59:21 95:16	included 10:12	121:20	induce 57:8	informed
110:16	82:17 102:20	125:16	industry 13:23	156:4
119:14 125:3	includes 98:18	139:18	15:14,25	initialization
142:13	102:15	indicates	influence	29:24 30:9
	104:19 114:1	49:17 50:4	23:15	137:7,23
identifies	132:16	51:5 63:19	inform 67:11	138:25
97:18	154:18,24	64:20 65:15	138:24 139:1	141:12,18,21
identify 10:23	including 68:3	67:2 71:15	155:20	initially 139:9
141:4 175:13	102:19	77:4 82:14	156:16	initiate 121:17
identifying	114:10	82:23 85:22	information	input 63:12,15
95:20	Incomplete	86:19 87:11	10:13 20:1	68:5 93:8
immediately	85:2 95:5	91:8,20 92:9	20:22 25:14	94:4,21 99:2
64:19	165:25	92:19 98:24	26:25 27:6	99:2,4
immunity 23:17	incorporate 126:13	105:23 107:5 109:11	20.25 27.0 27:14,16,25 28:9,18 29:2	99.2,4 inputs 73:7,15 74:6,10
impact 24:4	incorrect 31:3	137:15 171:4	29:3,6,9	76:15 84:14
55:17		173:16	30:25 32:3	84:16 99:11
impacting	23:14 166:21	indicating	34:16 35:15	inquiry 86:13
56:5	increments	49:1 67:3	38:7,10 40:4	instituted 8:25
implement	172:11	68:10 73:23	41:6 48:10	institution 9:3
22:7	incurs 22:12	80:8 83:5	52:4,6 54:7	9:6,11
implementat	independent	87:3 89:2	54:11,15,17	instruction
126:10	167:2	90:16,20,23	59:25 67:3	20:9 21:21
implemented	INDEX 4:1	108:22 117:6	68:10,20,23	147:4
100:10 114:6	indicate 34:10	117:11,16,20	68:25 69:7	integrity 19:25
implementing	42:24 48:10	118:5,21	69:10,13,18	20:11,20,21
157:6	54:20 64:1	119:6 164:23	70:11,17	20:23 21:9
imply 32:2	64:23 65:6	171:25	71:4,9,14,18	22:15,21
implying 41:20	69:23,25	172:18	71:25 72:5	23:12 24:1
importance	83:22 86:2	indication	72:13,20	24:10 26:1,9
30:17	92:17 98:9	49:9 67:5	73:2 74:25	26:12 32:8
important 35:17 134:6	107:18	72:8,23 85:25 89:19	75:2,3 77:7	43:16,22 44:2
improve 176:6	113:20	108:25 109:1	85:20 86:5,7	Intel 25:5 36:5
in-line 34:12	124:17	112:15	86:10 92:4	36:12 175:23
100:25 include 51:5	127:25 129:8 133:11 137:9	123:11 123:11 124:23 125:8	105:5 106:15 125:15 126:2	inter 1:12 8:25 11:6
65:7 98:5	141:20 142:2	125:14 126:1	128:12	interconnect
135:13	166:4	128:17	135:17	114:4 130:13
141:21,24,25	indicated	162:14	172:10	130:18 131:4
	74:14 75:22	163:25	175:15	131:8,10,11
154:13	79:16 108:20	indicative	informations	131:17,20,22
160:22	115:15	173:20	68:4	131:23,23,24

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				16
400.4.0.40	454.4	in a war 17:11 11	475:00.04	140-10-10
132:4,9,10	154:4	issue 17:11,14	175:20,21	140:13,13
132:16,21,21	intervals	17:17 20:23	know 15:13	lanes 141:5
132:22 133:6	137:16	21:17 23:9	17:13,21	language 45:7
133:7,8	invalid 150:7	59:1 63:21	18:17 19:2	45:12,21,25
134:7,8	invention 12:8	119:9 120:18	34:8,10	86:13 88:24
139:12,18	12:20,23	123:4,6,8,24	36:14 41:9	89:12,14
interconnect	13:17 58:22	124:4 149:11	41:11 42:22	97:25 118:5
133:18,19	102:21 103:1	169:12	45:15 47:1	154:24 155:3
interest	104:14	issued 9:2	53:25 55:5	155:7 172:18
166:22	109:11,12	issues 19:24	57:11 64:10	large 35:16
179:17	inventions	22:10,22	64:24 70:10	118:9 162:22
interface	16:17	24:1,16,18	72:21 78:2	larger 103:19
24:22 25:9	inventor	43:15 57:17	82:13 84:1	103:20
35:9,12,21	170:15	ITC 11:6,10,12	85:12 86:15	latch 27:18
36:3,7,11	investigation	154:6	109:5 112:13	latches 52:21
37:15,22	11:9		115:21 120:8	late 166:9
38:4,6,8,12	involve 20:21	J	120:9 121:1	leading 174:15
38:13,16,23	143:3 152:22	JEDEC 61:3	124:6 126:19	175:11
39:1,23,25	158:7,18	Job 1:23	128:9,16	176:11,18
40:11,12,21	involved 19:25	July 1:18 5:3	140:3 142:20	177:20 178:1
40:24 41:10	22:22	179:9,21,22	143:7,25	learning
41:16 42:1	involvement	June 12:18,24	145:5,9	175:24
42:10,18,20	150:9	175:18	150:5 154:16	left 46:22
42:24 43:3,5	involves 6:15	176:17	154:23	59:22,24
43:18,25	18:3 153:11	177:15	167:15 176:1	65:5 74:1
44:3,8,14,23	153:13	junior 15:17	177:7,16,18	76:2 94:21
45:5	176:24		knowledge	101:7 106:21
interfaces	177:22	K	14:22 15:7	107:21
42:25	IPR 5:24 6:4	K 3:6	15:12 36:2	113:12 115:5
interference	10:16 11:16	keep 81:4	77:23 79:7	115:8
22:23	11:16,17,19	keeping	known 57:19	legal 29:5
Interleaved	12:11 154:5	150:23	136:20	length 23:24
140:6	169:21,25	key 74:5	177:15	24:2,3 43:24
internally 22:5	170:20,21,21	kind 5:20		lengths 103:2
31:5	171:8,9,9	15:17 20:5	L	let's 14:24,24
interpretation	IPR2014-009	21:20 23:16	labeled 37:5	20:1,6 41:15
149:12	170:10	25:20 36:14	37:12 63:14	42:8 45:7
152:18 154:8	IPR2017-005	41:5 67:1	70:20 78:13	47:25 53:18
154:9,16,18	171:9	70:3 107:21	108:24	61:20 62:13
155:8 156:5	IPR2018-003	108:21	120:11	62:22 83:12
interpreted	1:12	120:25	lack 149:18	87:19 96:18
156:17	IPRs 170:7	121:13	lane 100:14	103:21
interpreting	171:11	128:10 136:2	119:4 121:9	105:19
		140:25 174:2		
	I		I	1

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				17
109:18	81:3 84:9,24	51:16 58:1	142:23 143:3	113:4,23
112:17	85:9,18,20	60:8,13,19	143:5,10,14	115:1 117:5
113:23	85:22 86:6	61:10 62:1,5	143:19,21	117:13
119:14 123:1	86:13 87:11	76:5,15	144:10,18,21	118:25 125:7
129:25 130:4	88:15,18,20	77:14 78:2	logic 28:22	129:11
131:18	88:25 89:8	78:18 93:8	50:6 98:25	130:21,21
141:14	89:10,20	101:7 106:10	99:1,11	132:24
144:23 145:6	92:5,13,16	108:14,23	105:8 106:14	141:13,19
158:25 162:9	93:25 98:6	109:1 114:19	107:21	142:1,19
167:13	98:13,23	115:19,22	127:23 136:6	145:24
171:15 178:6	99:5,13	116:4 127:10	long 149:25	146:22
level 13:13	100:9,14	127:11	171:22	150:17
14:4,9,13,15	102:13	128:22	174:18,18	156:15,22
15:4,9 16:15	103:17	155:16	177:9	159:25 160:3
17:9 18:7	105:22 106:8	link 41:16,25	longer 59:1	160:7,8
19:8	106:8,12	42:2,4,9,15	look 47:24	161:23 171:3
light 155:8	107:4,12,13	42:17,19	69:16 83:8	looks 17:1
limitation	107:21,25	43:22 44:13	101:6,20	74:11 80:6
86:16	108:7,16,23	44:16,21,24	112:4 113:22	80:13 102:2
limited 36:6	109:2 113:23	105:7	140:24	102:4 105:21
57:18 160:17	115:5,5,14	links 43:1,2	151:24 152:9	106:12 111:4
limiting 152:19	115:14,25	list 10:23 11:2	159:1 164:21	119:1 140:15
line 40:8,9	116:1 119:24	listed 169:6	looked 10:7	141:23
41:12 47:2	121:20	170:8	36:23 45:1	155:15 160:9
49:18,21,23	123:13 124:1	lists 34:15	142:2 144:13	171:22
49:25 50:3,5	124:14,21	little 26:3 27:2	looking 15:19	looped 136:12
50:9,9,12,19	126:18,22	29:22 30:14	16:25 34:19	172:8,11
50:19,19,21	127:1,17	44:15 53:25	39:13 46:21	Los 3:15
51:2,9,18,19	128:7,11,24	95:17 109:5	51:3 60:24	lot 55:6 168:12
51:22,24	129:3,7,17	123:16 138:5	64:18 65:4	lots 126:19
52:3,9,13,16	132:11	139:20 140:1	66:24 70:19	low 62:1,4
60:6 63:16	140:15	146:9 165:14	70:23 73:4	114:10
68:17,21	141:14	166:9	75:11 80:13	145:12 173:8
69:8,11,21	159:11,17	LLP 2:3 3:5,13	81:13 82:2	low-cost 71:5
69:23 70:10	162:11,14,19	locally 141:2	82:11 88:24	lower 75:22
70:14,22	163:5,10,13	located 55:4	90:6,25	lunch 62:15,17
72:4,7,7,10	163:18,20	113:20	98:19 100:8	63:2
72:19,22,23	164:5,10,11	location 147:4	100:13	
73:7,17 74:4	164:17 165:2	147:7,14	106:11	M
74:7,14	165:6,10,19	148:14,17	109:10	M 34:14,14
76:16 78:22	165:24	150:7,21,21	110:24	M-O-N-T-A-L
79:25 80:12	lines 17:1	locations 31:3	111:22	16:8
80:18,19,24	23:19,22,25	lock 141:5	112:10,21	main 109:14

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				19
152:23	met 7:9 36:2	59:16,18	166:4 172:7	81:17,17
154:13 157:1	89:8	63:3,3,6,7,11	modes 59:13	82:6,6,17
157:7 158:8	metal 22:4	63:11,19,23	59:14 64:3	83:16 87:6
158:11,11,19	23:6,12,13	64:1,16,16	65:2,11	89:1,3 97:19
160:18 161:4	41:4,12,12	64:22,23,24	66:15 82:17	100:25
161:17,18,21	methods	64:25,25	88:16,22	109:13
162:5,25	160:20,23	65:17,22	modified	112:25 119:5
163:2,7,9	161:1	66:6,13,13	121:17	119:22
172:8 173:16	Michele 1:25	66:18,19	modify 117:15	121:21
173:22	2:6 179:2,25	67:6,7,12,12	126:13	127:22
174:10,11,13	microproces	71:20,20,25	modifying	128:12
176:7,21,25	16:12	72:1,4,9,17	126:8 148:3	144:14
mention 175:5	microseconds	72:18,22	160:14	146:10 147:7
mentioned	137:17	73:6,17,19	module 16:10	147:18,23
10:8 36:8	middle 28:16	74:5,9 75:8	17:6,20 18:7	149:21,23,25
57:24 166:6	48:21 110:5	75:18,21,23	18:15,23	150:10,11,14
57:24 166:6 176:23 mentioning 109:24 merely 98:23 129:21	160:12 mind 19:22 21:13 31:16 58:5 64:12 106:18 149:9	75:25 76:1 78:8,10,24 79:1,7,15,22 79:24 80:1,3 80:5 81:18	19:6,11,15 19:23 20:1,2 20:11,24 21:1,4,7,10 21:15,25	152:23 154:9 157:1 158:8 158:11,19 160:18 162:5 174:12
message	177:11	81:18 82:7,7	$\begin{array}{c} 22:21,25\\ 23:3,7\ 25:2\\ 25:25\ 26:8,8\\ 26:11,19\\ 27:11,19,23\\ 28:4,21,23\\ 28:24\ 29:13\\ 29:25\ 30:22\\ 32:9\ 33:25\\ 34:4,23\ 35:6\\ 43:11,13\\ 44:8\ 45:9,13\\ 45:19,21\\ 46:14,25\\ 50:14,15\\ 53:14\ 55:11\\ 58:12,17\\ 61:2,12\ 62:3\\ 63:10,18,22\\ 64:15\ 65:2\\ 65:11\ 66:12\\ 67:11\ 72:3\end{array}$	modules 16:14
111:21	minimum	82:15,20,20		17:4 18:2
112:17,20	149:20	82:21,24,24		20:15,17
113:3 117:19	minutes 143:8	82:25 83:9		22:17 24:10
118:3,15,20	161:11	83:10,12		34:13 53:21
119:14,17	mis -81:24	84:6 85:10		54:4 64:21
120:19,21	mischaracte	85:21,22		64:24 100:20
123:5,6,24	18:24 27:21	86:17,20,20		114:3,19
124:5,6,7,14	28:7 38:17	88:1,6,7,16		128:15
124:19,22	56:7 91:10	88:22 89:4,5		131:18 134:5
125:1,3	93:1 98:16	89:5,9,10,23		134:13 157:7
126:16 127:4	129:18 161:6	89:25 91:3		176:8,21
127:5,17	161:13 164:7	91:25 92:6		moment 12:14
128:7,21,23	165:12	92:14,17		13:7 24:2
129:2,4,7,9	172:21	93:3,18		31:11,15
129:16	mismatch 74:1	94:19 128:1		101:16 109:4
159:11	159:23	128:2,2		139:5 151:19
messages	missed 152:14	136:8,11,11		monitors
112:8 121:24	misundersta	137:20		172:8
122:1,8,22	143:6	147:19,20		Montalvo 16:7
123:23	mode 49:12,13	148:8,10,11		morning 5:12
124:12	55:18 59:15	165:16,18		174:1

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				22
34:9 35:3	155:4,11,14	58:21 79:21	13:21 14:1	172:11,12
36:24 39:15	156:20	110:23 121:3	15:8 16:24	patterns
45:16 47:25	parallel 79:18	132:17	16:25 17:2	136:20 174:3
48:1 49:25	104:1 108:23	partes 1:12	19:9 32:13	pause 44:20
51:3,15 59:9	114:9 131:17	8:25 11:6	32:16 33:19	paused 44:15
65:5 66:25	131:24	participated	33:22 34:24	penalties
67:1 68:1,2,8	132:16,21	150:1	45:8,13 46:2	166:20
68:12 82:12	133:7,22	particular 10:8	50:11 64:1	penalty 166:18
82:14,23	134:5	18:19 19:7	65:14 86:14	pending 6:15
86:19 88:5	parameters	25:7,18,23	86:17,22	Pennsylvania
90:12,18	25:12	27:7 35:16	87:24 88:1	2:3
95:10,12,16	parity 46:13	48:12 92:19	88:11 89:7	people 13:19
95:20 109:11	49:12 59:15	94:9 98:22	89:12 96:19	55:5 112:25
118:14,25	59:18,23	102:23,24	97:2,11,22	percent 28:14
134:23,25	60:1,3,3,5	103:10	98:2,20,21	173:19,19
135:5 136:3	63:3,11	113:16,20	99:9,14	perform 81:1
137:9,15	64:16,25	114:15 121:7	113:22	84:22 141:6
138:1,6	65:8,18,20	136:11 144:9	116:21 117:1	163:8
139:8,9	65:22 66:3	150:6 156:4	131:12	performance
141:14	66:13 67:7	160:5 176:23	154:11,14,18	65:17,19,21
143:12,13,13	67:12 71:20	particularly	155:10,17	67:19 79:21
143:22	71:25 72:2,3	19:24 20:16	156:8,12	82:18 114:13
145:25	72:8,9,9 73:6	24:4 25:12	170:15,21,22	performed
146:22	73:17,19,23	27:6 55:3	171:10,10	15:25 17:23
148:21,22,24	73:24,25	66:8 71:5	176:9,12,15	27:24 83:7
149:14,15	74:2,3 75:21	78:14 79:13	179:13	83:22 84:2,3
150:13,18	75:23 78:8	108:20	patent's 32:24	142:4 143:19
151:18,21	78:10,14,20	112:22 138:7	path 37:23	143:21
154:11	78:21 79:1,2	151:11	71:23 81:10	performing
155:15	79:15,19,22	156:13	87:14,14	36:7 84:16
159:25 160:5	79:24 80:1,9	parties 179:16	104:10	106:6 147:11
160:9,12,21	80:11,14,19	Partly 168:10	130:24 136:9	176:24
171:3,6,21	80:24 81:8	pass 178:5	136:12,13,15	performs
171:24 172:3	81:18 82:7	passage 103:3	136:17,18	81:19,22
172:6 173:13	82:20,21,25	137:2 152:9	137:1 138:8	82:8 83:17
173:14 174:8	83:7,7,9	passed 105:17	139:11,11	period 103:24
174:17,19	86:20,21,25	patent 1:1,3,10	173:16	167:8 168:11
paragraphs	87:1,3,3,7,8	1:13 3:11	paths 38:7	periodic
34:17 90:6	87:9,10,13	4:12,14,16	134:18	137:19
90:25 118:19	147:19,20	4:18,20 5:7	137:19	periodically
122:23	148:8 160:25	9:9,14,16	pattern 136:14	137:22
138:19,23	164:24	10:13 11:17	136:16	peripheral
143:12 154:1	part 25:8 43:23	11:19,23,24	159:22 172:9	56:1

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

23

perjury 166:18	phase 25:1	13:6 110:23	31:2,4 82:23	prevent 94:10
permanent	27:16 28:16	117:25	146:7	106:16
146:7	136:21,23	point 12:22	power 27:19	previous 6:1
permit 82:18	137:13	28:13 33:9	56:22 84:12	10:20 14:3
permuted	138:10,13,14	113:16 130:1	114:13	26:5 39:6
140:5	138:20 139:4	145:8 146:16	power-on 30:9	48:17 50:23
PERR 99:2	142:11	148:4,5	136:4 141:20	65:9 68:22
person 12:3,6	153:13,21	159:13 160:9	power-on/re	91:6 115:24
12:7 14:18	173:17,22	173:25	137:5	previously
15:7 18:12	Philips 70:15	177:24	power-up	4:10 7:24 8:4
18:17,21	phrase 67:1	point-to-point	29:24 141:18	8:10,15
19:3 35:13	129:6	114:7	powered 26:15	11:21 29:1
39:2,12 40:2	phraseology	pointed 50:22	powerful	29:16 43:15
40:15 41:2	152:13	119:10	55:19	72:15 96:6
43:8 54:20	physical 19:23	140:12 142:5	practical 13:24	99:19 104:18
64:14 71:2,7	22:7	pointing 33:20	practice 57:2	145:1 171:7
77:24 79:5	pin 46:23 47:1	46:10 51:13	practiced 59:2	primarily
86:9 91:1	47:2,3,6 48:6	88:5 118:15	103:1	22:18 134:2
93:3 94:24	48:14 63:18	points 175:3	PRBS23 141:2	primary 77:25
95:7,23 96:4	63:18,22	polling 119:3	precharging	printed 96:19
96:9 102:22	70:16 97:17	122:13	29:10	97:1,5
107:2 108:11	97:19 134:16	port 39:10	predetermin	prior 9:10,14
126:12	pins 47:9	portion 99:10	137:16	14:17,20
134:13	48:24 49:2	135:1 160:6	preliminary	63:2
164:20	70:24 134:17	portions	9:10,17	privilege 6:16
180:19	134:19	156:12	preparation	probably 5:21
personal	place 12:10	POSITA 12:4	6:23 7:16,21	5:25 9:3
36:15 179:18	99:17 130:7	175:18	8:2,7,13,18	52:17 160:8
pertaining	145:4	176:17	8:21 9:7,17	168:7
16:10	placed 93:25	position 19:3	9:21,24	problem 20:4
Peter 5:10	135:22	93:6 122:20	11:12 99:23	24:20 133:13
petition 9:20	136:10	positioned	prepare 167:5	133:17,24
9:22 10:6	159:16	43:10	167:8	problems
153:3	162:11	possibilities	prepared	14:17
Petitioner	places 113:24	103:23	151:9 168:18	proceed 65:24
179:12	136:1	possible 29:12	preparing 7:8	proceeding
petitioner's	placing 11:18	30:6 55:20	7:11 51:1	5:24 6:4 11:6
9:20	33:16 127:17	66:16 76:25	167:17	11:7,12,16
Petitioners 1:7	128:6	108:5 163:21	168:16	12:11 15:5
3:3 173:2	plain 122:11	potential	presence	169:21
Ph.D 1:16 2:1	169:8 176:14	166:20	54:16 84:11	proceedings
5:5 18:13	176:16	potentially	present 17:3,5	154:22 170:1
178:15	please 5:9	22:13 25:21	39:14 179:11	171:8 179:5
		I	I	I

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

179:7,8 process 100:9

processed

84:19 processes

144:1

processing 129:16

processor

17:19 19:12

19:16 20:6

21:10,18,21

29:8 70:2,3

71:23 73:2

processors

produced

production

productive 18:20

products 36:13

64:14

64:2,8

64:9,25

64:11

17:24

34:11

21:15 27:4

Professional

2:7 179:2

program 63:20 programma...

programma...

programmed

programming

project 15:25

16:1,3,9 25:5

projects 15:15

pronunciation

proximity

Public 2:8

179:4

purposes

23:20,21

purpose 43:7

55:6 95:25

126:22 161:1

41:24 128:17

Pursuant 2:6

127:20 171:1

17:25 176:22

20:18 167:15

147:5

July 20, 2018

24

5:15,17

104:12

126:21

127:16

reasonable

reason 5:13,14

12:25 13:2

70:25 77:17

80:17 102:5

102:8 103:5

134:11 144:2

149:9 155:13

			24
156:8 properly 30:8 30:18,21,25 31:9,13 32:8 prosecution 32:21,25 155:25 156:2 156:7 protected 58:25 protecting 58:22 prototypes 24:15 proved 180:18	120:5 159:11 163:21 putting 122:6 134:11 144:7 163:17,19 Q quality 57:25 141:4 176:7 question 6:15 6:15 13:1,3 17:15,21 18:5,9 19:17 26:3 28:25 30:16 36:20	132:12 questions 6:7 6:9 112:19 121:1 145:13 159:3 166:11 173:1,4 174:2 175:7 175:16 177:12 178:11 quick 109:18 158:25 171:15 178:6 quickly 85:16 104:3	rays 55:3,16 56:5 reached 14:8 reaching 156:19 read 32:16,19 32:24 33:2 36:22 37:11 46:5 47:21 50:22 89:18 97:16 103:4 112:25 113:3 113:6 118:1 135:1,16 137:2,14
proved 180:18 provide 35:17 65:22 68:24 72:4,5,19,20 106:13 133:18 134:17 170:25	37:10,19 39:6 40:25 46:4,16 47:20 48:17 49:6 53:16 54:1,24 56:17 58:13	104:3 quite 20:3,4 21:14 22:9 55:19 140:5 quotations 160:21 quotes 45:18 137:25	137:2,14 149:10 151:4 151:19,20,23 157:23 158:3 161:9 172:16 174:18 180:4 read/write 158:17
provided 68:24 86:6 103:14 108:9 116:17 provides 67:24 72:7 72:23 85:20 134:1 providing	60:16 61:6 65:10 72:16 80:22 81:25 83:24,25 85:5 96:20 101:21 104:16 106:19 115:11,18	R R 3:1 5:1 raise 13:3 RAMS 27:6 random 146:6 146:25 range 103:13 rapidity 16:16	reading 65:14 85:13 reads 94:13,17 94:20 95:13 95:18 real 26:11 really 129:25 Realtime 2:8 179:3

116:2 120:13

121:5 123:19

125:2 143:18

150:2 152:15

162:24 164:8

164:25 167:7

161:15

172:15

174:21

questioning

81:3 103:18

107:25 124:2 ray 55:24 **put** 63:22 proper 155:21 Henderson Legal Services, Inc.

202-220-4158

www.hendersonlegalservices.com Netlist, Inc. Exhibit 2006 Page 204

rarely 57:8,9

39:22,24

40:5 132:6

170:25 171:4

171:4 173:18

94:11 128:10

rate 38:24

173:20

138:7

rationale

rates 132:4

Alpert, Ph.D., Donald

July 20, 2018

				25
149:2,7	177:5	45:9,21	refer 12:22	45:14 49:14
152:2,3,6,12	recalled 119:1	recognize	23:1 42:8	50:23 52:17
152:20 153:6	recalling	35:14 60:4	63:17 95:13	68:6,14
154:7,17	170:14	91:3 96:5,10	106:22	71:18 74:17
155:7	receipt 129:16	146:5 171:8	112:25 120:9	107:4 118:20
reasonably	receive 27:14	174:17	131:10	150:3 156:18
154:19	59:23 60:13	recognized	138:20,23	162:2
reasons 22:20	60:20	23:14	139:3 143:2	refers 50:11
128:6	received 26:25	recollection	reference 8:7	51:16 68:3
recall 5:23	27:8,16	5:21 36:4,12	8:13,18,21	75:17,20
10:9,10,18	28:15 31:5	45:15 70:18	33:17 34:21	106:9 121:24
10:21 11:1,4	60:2,3 61:10	70:21 140:11	34:22 64:14	139:10
15:1 16:3,18	73:20 74:2	143:17	91:15 98:13	141:15
24:3 25:11	77:8,22 84:7	153:23	99:18,22,22	142:22
26:22 30:19	84:19 87:10	167:21 168:3	122:21 130:8	143:13
52:10 64:4	105:15 108:4	168:6,9	135:5 140:12	reflected 85:5
64:19 65:14	127:6 128:21	170:4 171:13	145:5,19	reflecting
66:24 71:11	129:4,10,23	175:14	146:2 147:16	47:12
71:12 78:5	135:17	record 5:9	155:14	reflections
83:21 84:2	137:14 141:4	6:10 33:11	referenced	24:20
84:10 100:1	162:25 163:1	33:12,14	9:25 139:10	refresh 34:7
101:4 103:10	receiver 58:2	36:22 37:11	175:2	
104:9 105:3	105:11	46:5 47:21	references	regard 43:17 44:2 45:3
109:25	138:10	87:19 89:18	10:8 14:21	44.2 45.3 57:22 83:4
112:11	receivers	109:19	14:25 15:2	90:10 96:1
		115:12 118:1	116:17	
113:24 115:4	139:5 141:3 141:5		-	139:21
116:11	-	130:5 145:10	126:20	142:11
134:20,22	receives 27:7	149:11 159:6	157:15,19	153:14
139:6 140:9 142:7 143:9	163:9	171:18	158:24	158:15
	receiving 56:25 59:20	178:10 179:7	referencing 51:16 148:20	164:25
153:8,18,24		recorded 6:7	171:24	regarding 6:19
156:6,10,18	62:4,5	recovered		91:24 173:6
156:22 157:4	102:18 105:8	54:17 75:5	referred 4:10	176:21
157:9,20,22	106:2 108:13	redirect	7:25 8:5,11	register 37:25
159:8,13	136:20	145:15 173:7	8:16 11:22	38:6,14,23
161:19 162:4	recess 33:13	reduce 134:16	50:21 58:19	39:23 40:10
162:8 167:4	62:15 87:20	163:23	60:8 75:8,25	40:21 41:13
167:12,16	109:20 130:3	Redundancy	99:20 104:18	42:9,18 44:3
168:14	144:25 159:5	160:24	141:11 145:2	44:10 45:4
170:17,23	171:17 178:9	redundant	172:9	45:18 47:17
171:11 173:8	recitation	54:10,15	referring 9:4	47:18,24
174:4,5,13	34:23	74:25 75:1	11:15,23	48:5 49:11
174:16 177:2	recites 33:25	105:4	12:3 42:4,10	59:6,10,13
	I	I	l	I

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				26
68:3,4,13	166:12	86:23 88:3	6:8,10 179:1	162:24
71:18,24	relation	88:12,18,20	179:3,3	177:12
79:12 81:19	161:19	88:23 89:13	reporting	responsive
81:25 82:7	relevance 78:4	91:21 92:12	29:18 68:16	175:6,15
83:16 84:20	80:20 81:6	96:25 97:10	68:19 86:10	rest 123:18
120:19,20	85:1 101:25	97:25 99:7	96:13 176:25	result 55:2
123:5,24	103:8 104:15	116:20,25	represent	56:23 144:5
124:9,13	107:15	117:3,9,18	103:22	148:11
127:10	108:18	118:4 123:22	166:25	150:11
Registered 2:7	115:20 116:5	remain 77:1	represented	results 20:8
179:2	118:17	remaining	154:12,15	21:22
registers	120:24 123:7	125:12	representing	resume 146:25
47:13 48:20	127:7 129:5	remapped	77:6 169:23	resummarize
68:14 69:2,6	131:6,16,25	150:7	169:25	112:18
69:10,14	134:9 135:8	remarks	represents	retained 16:6
71:12 72:14	139:15	156:15	76:10	169:20,24
73:3	142:15	remember	reprocess	retransmissi
regularly	143:24	10:6 25:13	147:4	146:4,24
61:11	153:17 157:2	42:23 43:20	request 71:22	147:2 150:19
rejections	159:18	112:13	require 138:9	162:16
156:14	162:13 165:4	124:24 143:7	required 35:25	retransmit
relate 22:5	relevant	156:3 170:13	36:9 84:14	146:20
26:17 117:4	175:15	remembered	180:13	retransmitted
129:15	reliability 30:6	175:21	requirements	148:10
138:17	48:25 65:16	remembering	46:9	retried 66:10
171:14	82:19 109:13	175:23	requires 18:17	retrying 89:22
related 5:24	reliable 20:22	removal 141:1	36:2,10	89:24
20:24 23:21	30:3	rendered	reset 136:3,7	return 120:20
23:24 24:2	reliably 26:25	160:15	resistor 25:19	returned
24:23 30:3	27:14 28:1	repair 100:15	resistors	119:24
43:16,23	28:18 31:1	121:9 140:14	25:13	136:17
55:9,13	32:4	rephrase	respect 28:1	returns 128:12
79:24 121:9	reliance	30:15 118:18	28:19 40:10	review 1:12
154:22	106:16	report 28:10	42:17 56:15	7:20 8:1,6,9
170:18	relied 14:3	29:17 45:14	82:21 90:12	8:12,17,20
171:12	51:9	45:17 67:2	109:23	8:23,25 9:6
174:21	rely 51:2	72:11 96:2,7	116:20 117:1	9:16,20 11:7
179:15	121:25 122:3	163:2,9	145:11	11:11 12:14
relates 17:4,5	122:8,23	reported 1:25	respond 6:9	12:15 13:8,9
82:13 102:13	relying 34:2,21	65:25 68:10	84:15 124:13	34:5,25 35:11 36:19
109:12 150:13	45:12,25 46:11,13,17	118:13 163:24	response 9:10 9:17 71:22	37:9 46:20
relating	51:18 86:16	reporter 2:7,8	123:6 146:1	37.9 40.20 47:5,19
	51.10 00.10		123.0 140.1	47.5,18
	l	l	l	1

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

27

·				21
40.04.00.45	440.40			
49:24 60:15	142:18	88:6,25 92:8	SEC 50:5	150:24 152:7
64:17 65:3	152:20 156:3	92:11 95:21	SEC/DED 50:5	152:8,21
65:12 66:22	156:10 159:4	100:9,14	54:19 73:22	153:9 159:2
73:13 82:10	165:21	102:14	second 23:15	164:2 172:6
88:13 90:1	166:10 169:5	106:12 107:2	23:17 35:3	172:14 174:6
90:14 98:3	173:5 175:3	113:24,25	53:4 78:6	seeing 112:2
99:25 100:21	right-hand	119:2 122:11	82:16 83:13	seeking
101:22 102:1	47:7 48:21	122:12 125:8	88:1,6 89:4,5	133:14
109:9 117:6	roughly 7:15	131:19 135:9	95:21 119:1	seen 9:12 28:8
117:23 125:6	routed 22:24	136:3,4	128:2 146:4	28:12 71:11
134:10	23:5,11	138:6 141:1	146:5,22	97:18 138:17
145:22	routing 27:10	141:16,24	147:12,13	segments 41:5
151:22	RPR 1:25	146:23 148:7	148:12	select 61:15
155:24	rules 6:5	150:18	165:16	61:19,25
161:14	run 64:3 67:10	160:13	sections 175:5	63:13 84:11
172:22	running 20:7	166:19 172:3	see 12:25	99:1
reviewed 9:22	21:20 67:6	172:6 173:19	21:23 23:8	selected 25:19
9:24 10:15	145:12 158:7	173:23	23:23 24:5	99:4
10:22 12:16	158:18 173:8	SBC 102:15,19	29:15 33:24	selects 62:4
13:10 33:1		104:20 105:8	36:23,24	84:17 99:11
99:22 145:18	S	106:4,13,15	43:4 45:8,10	send 79:20
145:21	S 3:1 4:9 5:1	106:17	45:21 46:6	127:8
156:12	102:15	108:14	47:15,25	sending 79:9
reviewing	sample 138:10	109:24 110:2	48:17,18,19	105:23
10:18,21	sampled 27:17	110:13,16,20	48:21 52:20	113:13
11:1 156:7	173:21	111:2,6,9,21	56:2 60:8	sends 29:3
right 10:24	satisfactory	112:8,20	61:6 66:4	125:9
12:16 31:10	180:19	116:1 127:9	67:8 69:9	sense 44:15
33:6 35:2	satisfied 24:18	schematic	73:10 76:1	155:19 176:4
39:9 42:22	satisfies 46:9	59:9	77:10 78:10	176:16
44:25 50:16	savings 84:13	scheme 56:19	87:25 90:2,7	sent 28:9 29:2
56:20 61:19	saw 110:7,8	SCL 70:20	95:15 98:11	31:4 79:10
64:9 78:6,19	111:12	scope 17:14	105:19	79:16 100:19
85:16 98:13	saying 13:3	27:22 28:6	106:25 111:4	100:23 101:9
106:7,21	61:20 68:18	29:5 102:20	111:22,23	105:11
107:20 108:7	84:1 163:4,7	SDA 70:20	113:23	106:25 107:5
108:16 115:7	164:9	SDRAMs 44:9	115:15	124:9 127:21
115:13	says 17:2,3	seal 179:20	118:25	147:22
116:12	39:16,17	180:22	126:21	sentence 35:4
118:16	45:17 48:1	searched	133:16 138:5	39:16 82:16
126:21	50:3 59:9	133:10	139:10	95:21 119:2
134:24	65:6 68:13	searching	141:14	161:9 172:2
140:17	82:16 87:2,2	156:11	143:15 149:3	172:6
11	1	1	1	1

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				28
separate 116:3 130:24 separates 87:13 sequence 89:21,22 91:4,16,23 91:25 92:20 92:23,25 93:5 94:6,7,8 94:12,13,18 94:20 95:2,9 95:13,13,14 95:18,24 100:10 112:16 117:5 117:7 119:7 122:4,18 128:4 141:16 141:24,25 154:12 162:1 177:13 sequences 89:3,15 90:11,21 91:9,13,21 92:10,18 94:16,17,23 95:4 102:6 117:12,17,21 118:7,10,10 118:22 119:20,24 121:18,19	131:11,24 132:19,20,22 133:6,8,18 133:19 134:3 134:8,12 139:12,18 serially 103:25 126:24 series 100:20 server 35:4 39:19 servers 55:4 service 70:3 71:23 73:1 services 171:1 set 12:1,18 13:13 14:4,9 33:21 64:15 68:25 147:5 168:25 169:10,16 179:19 sets 37:6 68:4 68:13 71:13 shape 51:14 shared 114:8 128:14 Sheet 180:8 shifting 138:15 shifts 172:10 short 129:25 144:23 177:10	75:16 77:16 98:21,22 101:8,12 104:10,24 105:9 110:5 111:15 121:12,13 shown 36:17 36:25 39:18 43:11 44:9 46:6 59:24 63:13 68:20 72:14 73:25 76:13,23 81:20 82:8 83:11,17 84:24 87:12 93:22,22 103:6 110:20 111:2,20 114:20 121:14 125:18,20,21 126:6,17 130:19 131:5 139:17 161:20 shows 39:9 54:18 75:14 100:24 108:20 139:17 147:10,11 side 39:9	sign 166:17 signal 19:24 20:10,20,21 20:23 21:9 22:15,21 23:11,13,15 23:18 24:1,9 25:25 26:9 26:12,23 27:20,25 28:5 32:8 38:13,14 43:16,21 44:2 46:6,11 46:14,17,24 47:4,9,11 49:15,16,18 49:20,23 50:16 62:1 63:12,15,21 70:11,21,24 73:7,16,23 74:6 78:21 80:7 81:10 84:8,23 85:9 86:25 87:3,7 88:10,14,14 89:16,19,22 90:23 91:7 91:20 92:4,5 92:9,13,16 93:25 97:20	125:16 128:11,14,16 135:14,21 136:9,12,13 136:17,22,25 137:12,19 138:18 139:11 141:4 147:22 159:20 162:18 163:4 163:12,17,19 164:5,9,17 164:22 165:2 165:5,10,16 165:18,23,23 165:24 166:4 171:25 172:18,24 signaled 60:5 74:4 signaled 60:5 74:1 57:10 29:14 40:17 43:6 47:11 49:3 55:10 56:11 56:15 57:16 57:23 58:1,3 58:16 60:12 60:14,20
177:13 sequences 89:3,15 90:11,21 91:9,13,21 92:10,18 94:16,17,23 95:4 102:6 117:12,17,21 118:7,10,10 118:22 119:20,24 121:18,19	179:19 sets 37:6 68:4 68:13 71:13 shape 51:14 shared 114:8 128:14 Sheet 180:8 shifting 138:15 shifts 172:10 short 129:25 144:23 177:10	121:14 125:18,20,21 126:6,17 130:19 131:5 139:17 161:20 shows 39:9 54:18 75:14 100:24 108:20 139:17 147:10,11 side 39:9	73:7,16,23 74:6 78:21 80:7 81:10 84:8,23 85:9 86:25 87:3,7 88:10,14,14 88:18,20,22 89:1,4,7,8 90:16,19,22 90:23 91:7 91:20 92:4,5 92:9,13,16 93:25 97:20	22:19,24 23:5 24:19 24:23 26:18 27:10 29:14 40:17 43:6 47:11 49:3 55:10 56:11 56:15 57:16 57:23 58:1,3 58:16 60:12 60:14,20 61:9,21 62:6
141:22 172:1 172:19 sequencing 142:18 serial 70:1,5,8 70:13 71:6 104:7,10,13 130:12,17 131:3,8,10	shortcut 90:2 SHORTHAND 179:1 show 47:6 57:11 68:9 98:20 104:5 108:2 148:13 showed 48:24 showing 59:6	47:14,17,18 50:16 59:22 59:24 74:1 76:2 94:21 105:23 106:2 108:13 113:12 Sidley 3:5 179:12	98:14,23 107:4 108:15 108:17,25 114:19 115:25 117:6 117:11,16,19 118:5,21 119:24 121:20	68:5 70:20 73:20 74:9 76:25 77:2 93:8,11,12 93:15,17,17 94:5 99:3 116:3 119:3 119:6 122:13 132:16,17

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				29
134:16 138:9	34:18 40:19	134:14	speak 113:11	103:9 153:17
138:11,14,18	50:8 57:5	155:20	spec 49:1	167:11
139:17	58:4 84:4	159:10	133:11	170:12
146:12,21	99:6 109:6	164:21	special 176:9	speed 22:18
147:6	116:8 128:5	175:24,25,25	176:13	23:22 38:13
signature	132:8 162:4	176:2	specific 11:16	38:15,20
166:15	164:3	slash 50:6	13:16 14:21	39:4 114:10
178:14	sitting 10:24	108:8,21,24	14:25 15:2	114:11
180:11,21	24:2 42:22	slave 138:15	18:18 31:15	speeds 24:17
signed 167:19	44:25 85:13	slightly 61:7	41:20 54:1	spend 7:7,11
180:8	85:15 101:15	smoothly 12:2	60:23 97:13	spent 7:15
significance	116:9 126:20	so-called	106:19	167:17
103:10	152:20 156:3	24:18 73:22	128:10 147:9	standard 61:3
significant	156:10 162:7	sole 43:7	150:2 158:16	71:5 149:7
20:14	170:16,17	solution	159:25	standards
signify 129:3	situation	133:23 134:1	161:24 168:6	20:17 154:4
silicon 55:23	66:12 84:5	solutions 1:6	specifically	stands 74:19
similar 44:1,6	84:21	14:17,21	10:24 16:1	100:23
72:22 99:13	situations	solve 133:14	16:18 17:5	start 14:24
131:3 142:10	107:8	solved 59:1	25:3 31:23	53:18 60:7
143:21,25	six 74:11	soon 178:8	48:8 49:25	68:2 145:17
144:5	103:23,24,25	sooner 80:5	53:16 55:16	155:2,6
similarly 72:25	108:13	sophisticated	58:13 59:15	start-up 16:7,9
simple 131:9	size 101:14,17	17:19 18:3	64:5 72:17	started 86:13
simpler 20:7	sized 112:12	176:22	86:14 95:15	123:17
21:18 41:15	SK 1:5,5,5	sophistication	119:11,13	starting 88:25
simplified	skill 12:3,7,8	17:11,16	133:7 134:24	105:21
135:11	13:13 14:4,9	18:6	140:13 141:8	106:11
simply 43:6	14:13,16,18	sorry 37:10,18	148:21	141:14
82:25 164:24	15:5 16:16	46:24 48:16	150:17	149:13
simulated	17:10 18:13	51:12 65:4	151:18,25	167:12
25:15	19:4 35:13	83:24 101:23	156:6,11	state 5:9 55:13
simulation	39:3,12 40:3	110:22	162:8 169:7	100:17 102:3
24:13,14	40:16 41:3	111:10,23	specification	110:6 111:13
single 18:10	43:9 54:20	138:25 139:8	24:16 50:4	111:14,16,25
41:4 54:22	71:3,8 77:24	161:10	136:2 155:8	112:16,23
54:22 59:23	79:5 86:9	sort 80:23	155:9,19	136:8,10
70:10 78:14	91:1 93:4	113:20	specificity	143:2 148:24
91:15 109:2	94:25 95:7	sounded 19:2	168:14	151:25
single-error	95:23 96:4,9	sounds 7:18	speculation	180:14
86:1	102:22 107:3	17:23	31:20 61:5	stated 145:17
sir 169:22	108:12	source 77:25	63:25 66:21	statement
sit 19:19 31:7	126:12,16	spans 151:18	76:8 83:20	160:13
1				

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

statements	28:21 34:19	substate	102:11 103:8	suited 161:1
66:25 168:19	38:2 42:15	100:16	103:17 104:8	summarize
168:22	43:14 53:8	substitute	104:15	82:12
states 1:1	55:25 56:12	147:15	107:15,24	summarized
110:9 141:17	56:13 58:8,9	subsystem	108:10,18	15:10 154:11
171:6	60:12 62:2	133:20	109:8 110:14	summary 17:8
stating 166:22	63:9 67:16	success	115:20 116:5	supervising
status 68:3	88:19 91:18	121:18	116:22 117:2	15:16
86:7,11 89:2	95:11 97:8	successful	117:22 118:8	support
89:14,19	99:16 102:7	129:9	118:17,23	116:18
90:10,16,20	104:16	successfully	120:23 123:7	sure 27:3
90:23 91:8	110:10 120:2	123:12	124:1,16	30:11 35:1
91:13,15,18	126:4 130:16	129:22	127:7 129:5	38:19 45:15
91:20,25	131:20 135:3	sufficient	129:18 131:6	60:18 80:21
92:9,17	141:9,10	54:15 152:24	131:16,25	81:22 87:18
117:7,11,17	144:15	suggests	132:5,11	90:4 97:15
117:20 118:6	153:11	152:10	133:15,25	144:24
118:12,21	159:24	Suh 3:4 4:4 7:1	134:9 135:8	145:14 164:8
119:6,23	164:14 165:8	7:2,5,9,17,22	137:8 138:3	susceptibility
121:20	169:15	10:1 14:11	139:2,15	23:17
123:10	174:25	16:11 18:8	140:23	switch 66:14
124:18	stronger 38:9	18:24 19:13	142:14,25	66:18
165:15 172:1	38:12	19:21 21:12	143:23 144:4	sworn 5:6
172:18	structure	24:11 26:2	144:19	180:16
Stenotype	36:14	26:13 27:21	146:13	synchroniza
179:8	structures	28:6 30:10	150:15	31:17 32:1,7
step 95:17	22:7 114:5,6	30:23 31:19	153:16 157:2	32:12 138:2
stepping 73:4	studied 110:15	32:10 38:17	157:8 158:5	153:21
81:13 82:2	studying 13:19	40:14 46:19	158:21 159:4	157:18 158:3
steps 118:10	subject 130:2	50:20 52:15	159:18 161:6	158:17
144:9	submit 170:9	52:25 53:15	161:10,12	synchronize
stop 76:4,14	submitted	56:7 59:19	162:13,20	28:2
78:16	122:16 170:8	61:4,13	163:14 164:6	synchronizing
stored 72:13	171:7	63:24 66:20	165:3,12,25	138:17
73:2 75:4	Subscribed	72:6 73:9,18	167:6,10,20	synchronous
storing 71:13 74:24	180:16 subset 127:14	74:8 75:9 76:7 78:4	167:23 168:2 168:5 169:3	27:5
straightforw	substance	80:20 81:2,6	169:13,18	synchronou 27:8 40:18
21:20	62:18	83:19 85:1	170:11	
Street 3:6	substantial	85:11 91:10	172:20 173:3	syndrome 105:18
strength 24:24	112:12	93:1 95:5	178:5,12	106:13
strike 9:15	substantially	98:16 100:5	179:12	system 17:7
21:24 24:7	173:18	101:25	Suite 2:4	21:16 22:13

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				31
25:23 26:15 26:16 30:12 57:7 66:1 67:6 70:4 82:18 114:1 119:8 124:4 148:18 158:9 systematic 57:10,13 systems 13:20 15:15 16:8 25:18 36:16 44:19 T T T T 1 1 1 1 1 1 1 1 1 1	175:12 178:6 taken 24:9 25:24 33:13 62:15 87:20 109:20 112:4 130:3 141:12 142:6 144:10 144:25 159:5 171:17 178:9 179:5,8 Talbot 8:17 130:8,10,11 131:5,15 132:10 133:2 133:14,16 134:1,6,20 134:24 138:25 139:1 139:7,21 142:11,12,18 143:4,9,11 143:15,22 144:6,11,17 145:9 152:1 153:14 157:12,17 158:15 159:20 160:19 161:3 161:16 162:2 162:3,6,19 162:25 163:8 164:4,13,16 164:22 166:6 171:24 172:7 172:17,24 173:7,15 174:5,22,23 174:25 Talbot's	talk 22:23 23:1 23:2,5,10 24:4 30:1 84:10 114:16 143:16 175:23 176:1 talked 43:20 72:15 74:23 82:20 93:7 110:8 119:24 168:10 talking 10:14 23:4 29:22 39:11 50:13 83:9 87:23 95:22 105:22 109:23 114:18,24 115:4 126:25 127:3 139:20 140:8 143:9 151:12 165:15,17 173:13 177:6 177:8 talks 82:19 107:1 137:10 139:7 161:24 173:15 task 22:9 taught 15:21 teach 152:22 teaches 118:12 146:1 teaching 15:18 103:1 117:15 teachings 116:16 117:4 119:18 126:11	17:19 18:22 19:4 20:14 41:21 44:16 156:18,22,25 157:6 175:25 techniques 153:19 technology 13:16 17:11 17:14,16 18:3,7,14,19 19:11,12,15 19:17 20:12 21:10,11,19 Telephone 3:8 3:16 tell 152:18 166:2 temperature 27:13 56:23 56:25 57:4 57:17 58:18 ten 27:5 68:4 69:2,6,7 71:12 73:3 167:22,25 term 31:14,16 31:22,24 44:16 86:24 88:1,4,9,12 90:10 96:25 97:7,7,10,13 99:8 149:2 151:14 175:17 176:10,15 termination 24:19 terminology 112:2	31 156:17 169:6 test 21:14 28:4 28:20,22 30:6 143:2 176:24 tested 29:24 30:5 testers 25:17 testified 5:6 11:3 29:1,16 53:7 71:7 96:6 143:4 testify 5:13,16 testifying 157:22 177:24 178:3 testimony 6:19 10:15 14:3 18:25 27:22 28:7 30:19 38:18 56:8 62:18 91:11 93:2 98:17 112:18 15:24 129:19 160:2 161:2,7,13 164:7,15 165:13 172:21 175:1 176:21 180:5 180:6 testing 21:17 21:25 22:11 22:14 26:14 26:20 57:12 57:12 tests 20:9 21:21 26:21 27:20,24
77:5 79:8 109:18 129:25	173:7,15 174:5,22,23 174:25	teachings 116:16 117:4 119:18	termination 24:19 terminology	57:12 tests 20:9 21:21 26:21

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				32
15:18,19 16:21 45:2 thank 10:25 12:17 13:5 35:7 37:2 39:20 42:7 48:13 52:2 52:22 62:21 63:1 69:4 74:16 76:19 81:12 87:15 96:17 129:24 130:2 131:1 161:2 172:25 174:6 178:12 things 168:12 think 5:25 9:2	137:4 139:16 144:20 150:17 151:9 151:9 157:14 160:8,10 163:22 166:8 168:10 173:12 174:3 174:12 176:3 178:4 thinking 25:3 59:15 169:5 third 82:24 thorough 57:12 thought 13:24 19:8 44:7	142:3 timing 75:14 75:17,20,24 77:4 78:7,8 79:23 81:10 81:14 82:3 83:18 84:24 today 5:13,16 6:7,20 10:14 11:3 19:20 34:18 40:19 50:9 57:5 58:4 99:6 116:8,9 122:7,11 128:5 132:8 157:22 162:4	1:1 train 137:18 143:2 149:2 173:15 trained 150:9 154:10 161:5 161:17,18 174:11 training 15:16 18:22 19:5 26:17 89:3 89:15,21 90:11,20 91:4,8,13,16 91:21,22,25 92:10,18,24 93:5 94:6,11	140:22,25 141:8,22 142:3,10,23 143:2,5,20 143:22 144:1 144:18,22 145:22,25 146:15 147:10,11 148:4 149:12 149:21,21,24 150:1,4,4,11 151:4,4,14 151:14 152:2 152:5,11,19 152:22,22 153:5,11,12
				-
99:25 101:15 101:16 103:19 108:15 110:7 110:15 112:5 115:21 116:6 116:6 120:5 121:2 122:15 128:6 133:13	122.15 123:20 128:15 145:12,13,14 147:12 167:4 167:8 168:18 173:8 174:4 175:3 177:25 times 5:18,21 5:24 83:22	49.21 traces 23:6,25 43:24 track 150:23 trade 82:18 trade-off 65:15 67:18,21 trade-offs 114:12 TRADEMARK	121.9,17,17 121:19 122:4 122:17 128:3 135:24 136:7 136:8,11,11 136:13,16 137:3,5,6,19 137:22,25 139:1,7,21 140:9,13,18	175.17 176.2 176:3,10,16 176:23 177:6 177:9,11,14 177:15,18,22 177:24 178:3 transcript 179:6 transcription 180:6

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

33

transfer 83:15	126:9 146:2	112:17,23 113:2 117:18	82:16 85:24	50:9,12,15
85:7 transferred	176:5		86:3 99:3	50:18,21
	trying 38:21	118:15,20	101:6 106:9	51:2,6,9,18
105:7	41:14 60:23	119:14	115:19,22	52:9,13,16
transition	61:8 69:5	120:21	116:3,3,17	60:6 68:17
173:20	164:12	124:13,22,25	126:20 144:1	68:21 69:8
transmission	175:13	127:17 128:7	158:2 161:11	69:11,20,23
55:10 81:16	TS 108:8	128:23 129:2	two-buffer	72:7,23 73:7
82:5 104:6	TS2 141:24	129:7	48:2	73:16 74:6
129:9 138:8	TS3 100:10,14	TS3b-ackno	two-minute	76:25 77:3
162:16 163:3	100:16 110:9	111:24	171:16	77:14 78:2
transmit 147:5	110:13,19	TS3b_ackno	type 11:9	79:25 80:11
transmits	111:1 112:20	125:5,8,13	22:23 29:12	80:16,18,24
146:11	113:5 118:3	125:17 126:7	32:11 36:7,7	81:10 84:9
transmitted	119:4,7	127:4 129:13	53:23 56:18	84:24 85:9
75:1 102:16	120:18,20	129:14,21	70:12 120:18	88:15,18,20
103:24	121:6,24,25	TS3c 112:13	135:11	89:8,10
105:10	122:8,17,21	TS3e 123:6	142:10	90:22 92:5
135:15	123:9,22	TS3f 112:14	176:23	92:13,16
137:13	124:12 140:9	tuned 25:12	177:10,22	97:20 99:2
138:13 147:3	140:13,21	turn 13:6	types 14:17	106:8,20
150:20	141:8,24,25	34:20 45:7	15:15 20:3	107:1,3,11
transmitters	159:11	62:22 85:16	52:20,21	107:12,13,21
141:3	TS3_ackno	96:18 100:2	54:10,14	108:16,24
transmitting	119:9	109:3 113:14	55:21	109:2 115:4
58:15 102:17	TS3a 100:12	114:23,24	typically 24:6	115:14,24,25
104:11	100:16,19	turning 39:21	24:9 29:24	119:24
TRIAL 1:3	101:8,14	47:15 49:22	43:10 64:7	121:20
triangle 51:14	110:2 111:9	69:12 78:6	64:10	123:13
98:9	111:10,13	86:21 88:9	04.10	124:14,17,21
triangular	112:8 120:19	95:10 108:6	U	125:16
98:12	123:5,24	159:15 171:6	U.S 1:13 4:12	126:17,21
tried 142:17	124:7 126:2	two 17:23 32:2	4:14,16,18	127:1,17
148:7,9,10	124.7 120.2	37:5,6,17	4:20 11:17	128:7,11,24
triple 105:24	128:21 129:4	42:11,25	11:19	129:3,7,17
•			UE 46:7,11,17	, ,
107:9	129:9,22	43:1,2 47:11	46:22,23	159:11,17,20
true 168:20,23	TS3a_ack	47:11,13,24	40.22,23	162:11,14,19
179:6 180:5	125:10,11	48:9,11,19	48:14,15,20	163:5,10,12
truly 43:5	TS3a_annc	48:24 53:2		163:12,19,19
truth 166:23	141:1	59:13,14	49:7,9,14,15	164:4,5,9,9
truthfully 5:13	TS3a_annou	66:14 75:14	49:16,18,18	164:11,17,17
try 24:19 30:15	125:10,14	77:1,11,17	49:20,23,23	164:21 165:2
44:12 121:4	TS3b 111:21	78:3 80:12	49:25 50:3,4	165:2,5,6,9

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				34
165:10,18,19	59:5 64:7,13	110:4 111:14	140:13 141:2	27:12
165:23,24	66:11 68:13	112:2,21,22	usage 44:17	various 15:14
166:4	69:5 71:3,8	120:1,3,16	use 12:18	25:11 53:22
UI 173:23	77:25 79:4,6	123:3,21	21:19 41:19	68:7 74:24
ULE 106:17	80:21 92:3	131:2,7	44:12 67:6,7	114:9 119:5
107:2	93:4,6 94:25	133:1 135:2	91:2 103:12	160:22
unable 35:20	95:8 100:18	135:4 137:24	107:11	vendor 67:24
uncertainties	101:8,13	140:18	109:14	vendors 20:19
138:8	102:23	150:16 169:8	162:25	verbal 6:9
uncorrectable	103:12 104:5	understood	176:15	version 177:10
46:8 49:10	104:21,25	39:16 44:21	useful 17:8	versions 47:11
49:12,13	107:3 108:12	57:2 58:23	71:3,9	versus 27:10
51:6,21,24	110:2,10,12	58:24 62:12	163:23	65:17
52:3,23 53:7	110:19 111:1	65:7 68:22	user 82:18	vertical 101:7
53:9,11,13	111:8,21	102:18	utilize 48:6	view 59:9
53:20 54:3	113:2 119:16	127:15	126:16	87:25 92:4
56:14 57:9	122:20 123:2	154:10	utilized 26:9	92:23 94:3
72:10,18,24	129:20 133:5	166:20,23	167:4	94:15,20
74:3,13,14	149:18 154:3	175:17	utilizes 102:5	95:1 144:17
77:21 80:7,8	158:1,4	176:17	102:8 103:5	148:4,25
89:20 90:24	164:8,12	unfortunately		151:2,3
91:22 92:1	165:14	60:24	V	152:1,4,11
92:22 93:20	171:23	unit 85:4	v 1:8	153:4 159:10
93:24 94:2,5	understandi	103:15	valid 61:15,17	160:14
94:9 96:3,8	6:17 9:1,13	130:14 131:5	62:6 76:3,12	voltage 56:25
106:16 107:1	12:9 16:21	135:10,16,17	76:23 77:1,3	57:4,16
107:23	20:10,13	136:7,23,23	77:5 78:3,11	58:18
127:25	35:9 44:16	138:12	78:14,25	
128:18	47:8,10,16	139:13	79:2 80:2,7	W
162:15	47:22 48:4,7	160:15	80:11,12,15	waived 178:14
163:16 166:5	48:15 49:7	UNITED 1:1	80:16,19,19	walk 75:24
understand	50:8 53:6	units 130:19	80:24,24	78:8
6:13,18,21	54:3 56:3	131:19	validity 77:12	walking 136:5
8:24 12:6,23	59:12 60:22	132:15	77:13 169:12	want 31:22
13:25 15:8	61:1,9,24	133:21 134:8	value 23:16	50:25 113:10
18:14,19,22	67:9 69:13	universities	25:19 55:14	113:16 120:9
19:5,9 30:12	69:15,17	15:18	64:12 75:4	121:1 123:2
31:22,24	71:17 74:18	university	77:6 84:18	145:8 171:23
38:20,21	81:15 82:4	15:22	values 102:16	173:24
39:3,14 40:3	83:14 84:21	unpack 146:9	104:20 108:4	wanted 13:2
40:16 41:3	85:4,14 89:6	upstream	variable	34:8 36:20
41:18 42:3	98:14 100:3	100:14 119:4	136:22	109:5 172:4
42:12 43:9	101:2 106:1	121:9 137:18	variations	Washington
				-
	I	I	I	1

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

				35
1:17 2:4 3:7 5:2 wasn't 19:1 160:4 175:21 way 17:17 19:2 26:24 28:8 28:14 61:7 64:11 69:17 75:2 85:5 100:6 104:17 111:5 112:13 127:8 129:6 149:10 ways 58:22 74:24 126:19 162:22 we'll 121:5 159:2 we're 10:14 34:19 35:8 68:1 83:9 114:23 126:25 139:20 145:9 we've 11:15 29:22 30:17 33:4 39:11 71:11 74:17 82:20 87:16 90:5 97:18 109:4 127:3 157:11,14 165:17	 widths 102:19 102:20 Wilshire 3:14 wire 98:23 128:14 witness 33:8 46:3 87:18 89:16 117:24 144:24 178:5 179:19 Wonjoo 3:4 179:12 word 33:2 41:20 149:19 words 31:3 85:6 107:6 134:22 work 16:20 17:22 18:20 25:10 163:22 168:13 working 15:14 17:18,20 working 15:14 17:18,20 wouldn't 33:1 44:22,25 121:11 124:5 125:21,23 126:5,9 write 113:1,3,6 135:15 137:13 157:23 158:3 173:21 23 	X X X 4:9 Yeah 64:10 69:9 108:11 year 10:16 25:5 years 27:5 Yesterday 7:3 Z zero 68:11 76:2,13 77:6 78:12,13 101:10 ZQ 177:9,14 0 0.5 173:23,24 001001 125:22 025 73:8 1 1 17:1 33:19 33:22,24 34:23 39:18 45:8,13 46:1 61:20,20 76:3,13 77:7 78:13,15 80:2,15 86:14,17,22	151:12 155:16 1-bit 108:17 10 7:13 39:17 69:3 10:00 179:9 100 50:6 98:7 98:9 99:1,4 130:18 131:4 135:22 136:16 137:17 168:4 168:7 1001 4:12 11:18,21 1003 4:13 7:24 8:2 12:11 14:8 51:1 167:1 169:17 10101010 136:14 1014 4:14 8:4 8:6 33:17 1015 4:16 8:10 8:12 145:1,5 1016 4:18 8:15 8:17 130:8 1017 4:20 8:20 99:17,19 139:23 11 4:12 101:19 101:24 102:3 102:10 15 25	126:6,17 110 50:1,4,9 50:19,23 99:2,11 131:18,19 132:15 146:24 1102 102:17 1104 102:18 1108 105:2 111 87:11 99:2 99:12 1128 105:8,12 1140 105:16 1142 105:18 106:2,8,13 106:21,23 108:8,16 115:6,14 1144 106:14 106:21 1182 104:22 12 97:21 98:1 98:15 99:9 120 51:16 104:22 105:1 121 50:17,19 50:24 51:6,9 51:10,16,18 51:19 52:3,9 52:14,16 60:6 68:17
34:19 35:8 68:1 83:9 114:23 126:25 139:20 145:9 we've 11:15 29:22 30:17 33:4 39:11 71:11 74:17 82:20 87:16 90:5 97:18 109:4 127:3	25:10 163:22 168:13 working 15:14 17:18,20 wouldn't 33:1 44:22,25 121:11 124:5 125:21,23 126:5,9 write 113:1,3,6 135:15 137:13	0.5 173:23,24 001001 125:22 025 73:8 1 17:1 33:19 33:22,24 34:23 39:18 45:8,13 46:1 61:20,20 76:3,13 77:7 78:13,15 80:2,15 86:14,17,22 87:23 88:1 88:10 89:7 89:12 96:19 97:1,11 98:19 103:21 103:23 109:11	10101010 136:14 1014 4:14 8:4 8:6 33:17 1015 4:16 8:10 8:12 145:1,5 1016 4:18 8:15 8:17 130:8 1017 4:20 8:20 99:17,19 139:23 11 4:12 101:19	1144 106:14 106:21 1182 104:22 12 97:21 98:1 98:15 99:9 120 51:16 104:22 105:1 121 50:17,19 50:24 51:6,9 51:10,16,18 51:19 52:3,9 52:14,16
126:14 widely 20:18 wider 103:13	wsuh@sidle 3:9	116:20 117:1 130:10,10,20 131:5,14 133:2 151:12	113:8 114:25 115:1,13 125:3,4,18	92:13,16 93:25 94:2 98:6,10,13

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

Henderson Legal Services, Inc.

202-220-4158

Alpert, Ph.D., Donald

July 20, 2018

78:22,23 78:18,22 100:15,18,22 176:9,15 316 141:23 93:7,16,23 101:3,7,11 176:9,15 32a 59:22 60:8 94:21 127:2 102:4,6,9 174:13 48:24 60:19 61:10 127:6,12 103:5,11,12 74:13 48:24 62:1,5 73:7 128:22 103:22 701 178:16 73:20 74:10 129:10 104:11,21 70:10					37
127:11 4B 46:7,7 105:1 100:9 707 3:14 100:8 105:1 32n 59:22 60:8 49:22 50:2,7 106:20,23 707 3:14 100:8 105:1 60:19 61:10 50:10,19 106:20,23 107:6 108:8 736-8000 3:8 105:4 106:9 60:22,5 73:8 51:7 52:8 111:2,12,18 7446:21 47:3 171:6 76:6 78:18 63:14 69:12 112:5,8,10 70:16,23 9,535,623 1: 135:6 143:12 77:18 81:1 113:5,10 70:16,23 9:58 1:19 90 50:6 55:1 36 138:6,19 93:7,16,23 129:11 68:23,24 80:25 81:9 90 50:6 55:1 37 36:24 88:25 107:13 108:1 144:13 6-bit 102:15 8:8,11,18 84:7,22 85 39 36:24 88:25 107:13 108:1 126:18 127:2 106:24 83:8,11,18 90.17 3:15 144:13 50 28:14 168:1 173:18,19 125:20 144:13 78:37,17,20 85:8 87:9 136:5 141:13 50 28:14 168:1 173:18,19 11:24 16:24 140:25 142:6 149:15 15 136:5 141:13 50 28:14 168:1 173:18,19 11:24 16:24 8-69:6 8-bit 68:4,13 93:48	31 59:24 73:25 74:12 76:16 78:22,23 316 141:23 32a 59:22 60:8 60:19 61:10 62:1,5 73:7 73:20 74:10 76:5 78:18 127:11 32n 59:22 60:8 60:19 61:10 62:2,5 73:8 73:21 74:10 76:6 78:18 127:11 35 134:23 135:6 143:12 36 138:6,19 143:13 38 35:3 65:5 39 36:24 88:25 149:13,15 151:16 4 446:23 47:1 80:6,16 97:19 133:19 136:5 141:13 155:16 40 151:17,18 400 136:4 41 151:19,24 42 12:13,16,19 39:15 43 13:6,14 14:5,10,12 43798 1:23 48 105:22 49 149:14	73:5,15 $74:1$ $76:6,18$ $78:18,22$ $93:7,16,23$ $94:21$ $127:6,12$ $128:22$ $129:10$ $147:25$ $4B$ $46:7,7$ $49:22$ $50:10,19$ $51:7$ $52:6$ $62:23$ $63:14$ $69:21$ $71:1$ $73:5,16$ $77:18$ $81:1$ $85:17,19$ $93:7,16,23$ $94:1$ $93:7,16,23$ $94:1$ $98:5$ $107:13$ $108:1$ $124:14$ $126:18$ $127:4$ $147:25$ 5 5 $54:3$ $80:6,16$ $87:13$ 50 $28:14$ $168:1$ $173:18,19$ 51 51 $141:14$ 52 $34:9$ $139:9$ $143:13$ $143:13,22$ $173:13$ 53 $50:14$ $173:14$ 550 $56:155:16$ 59 $50:15:16$	 6 99:15 100:2 100:4,7,9,12 100:15,18,22 101:3,7,11 102:4,6,9 103:5,11,12 103:5,11,12 103:22 104:11,21 105:1 106:9 106:20,23 107:6 108:8 110:19,20,24 111:2,12,18 111:20,22,23 112:5,8,10 113:5,10 114:21 115:5 115:15 125:7 126:23 129:11 144:13 6-bit 102:15 104:20 106:24 108:13 116:1 125:20 126:16 600 2:4 623 10:13 11:24 16:24 108:13 116:1 125:20 126:16 600 2:4 623 10:13 11:24 16:24 19:9 32:13 32:16,24 33:19,22 34:23 45:8 45:13 46:1 86:14,17,22 87:24 88:1 88:10 89:7 89:12 96:19 97:1,11,22 98:1,20 99:9 	155:17,24 156:7 170:22 176:9,15 7 7 4:13 48:24 63:19 141:24 7:01 178:16 179:10 707 3:14 736-8000 3:8 75 82:12,14 7A 46:21 47:3 47:9 63:17 70:16,23 97:18 8 8 4:14,16,18 68:23,24 69:7 75:6,11 78:3,7,17,20 81:14,20 82:3,9,21 83:8,11,18 84:25 100:13 140:12,15,21 140:25 142:6 142:24 143:1 143:21 171:3 8-69:6 8-bit 68:4,13 68:16 69:2,6 71:12 8,139,430 4:20 800 137:11,18 81 66:25 68:1 815 25:6 837 10:16 170:15,21 171:9,10 84 137:9 138:1	143:12 88 137:15 887-1500 2:5 8968 :12 892-5200 3:16 9 9 48:3,18,19 68:11,25 69:3 70:19 100:8 105:1 105:4 106:3 111:23 112:5 171:6 9,535,623 1:13 4:12 11:18 11:20 9:58 1:19 90 50:6 55:1 73:22 77:18 80:25 81:9 84:7,22 85:4 85:8 87:9 93:19 90017 3:15 904 48:2 91 47:25 149:15 154:1 155:4,11 156:20 92 154:11 93 48:1 155:15 172:4 94 151:18,21 151:22 154:2 155:4,11 156:20 95 160:10

Henderson Legal Services, Inc.

202-220-4158

ERRATA	SHEET	FOR	THE	TRANSCRIPT	OF:	
--------	-------	-----	-----	------------	-----	--

Caption: SK Hynix, Inc, et al. v. Netlist, Inc. Deponent: Donald Alpert, Ph.D. Dep. Date: July 20, 2018

I wish to make the following changes for the following reasons:

Pg.	Ln.	Now Reads	Should Read	Reasons Therefore	9
59	2	than	and	mistranscription	
133	19	4	for	mistranscription	
154	20	forms	forums	mistranscription	
_175	5_21	antidote	anecdote	mistranscription	
		-			
				-	
e <u>-</u>					
		· · · · · · · · · · · · · · · · · · ·			
		\sim			
		SIGNATURE OF	THE WITNESS		
		V			
this	25	day of July	, 20 18		
					x
	,				

Netlist, Inc. Exhibit 2006 Page 218