UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/338,007	01/23/2006	James A. Cooper	3220-79132	4085
23643 BARNES &	7590 O4/04/2007 THORNBURG LLP		EXAM	INER
11 SOUTH N	MERIDIAN		PATTON	PAUL E
INDIANAPO	DLIS, IN 46204		ART UNIT	PAPER NUMBER
			2822	
SHORTENED STATUTO	ORY PERIOD OF RESPONSE	MAIL DATE	DELIVER	Y MODE
3 N	IONTHS	04/04/2007	PAP	PER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)
		11/338,007	COOPER ET AL.
	Office Action Summary	Examiner	Art Unit
		Paul E. Patton	2822
Period fo	The MAILING DATE of this communication app	ears on the cover sheet with the c	1 ;
A SHO WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATES and the may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed the mailing date of this communication. D (35 U.S.C. § 133).
Status			
2a)	Responsive to communication(s) filed on <u>23 Ja</u> This action is FINAL . 2b)⊠ This Since this application is in condition for allowan closed in accordance with the practice under E.	action is non-final. nce except for formal matters, pro	
Dispositi	on of Claims		
5)□ 6)⊠ 7)□	Claim(s) 1-23 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-23 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	vn from consideration.	
Applicati	on Papers		
10)⊠	The specification is objected to by the Examiner The drawing(s) filed on 23 January 2006 is/are: Applicant may not request that any objection to the c Replacement drawing sheet(s) including the correction to the oath or declaration is objected to by the Example 1.	a)⊠ accepted or b)⊡ objected drawing(s) be held in abeyance. See on is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).
Priority u	ınder 35 U.S.C. § 119		
a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prioric application from the International Bureau see the attached detailed Office action for a list of	s have been received. s have been received in Applicati ity documents have been receive (PCT Rule 17.2(a)).	on No ed in this National Stage
2) Notice 3) Inform	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	nte

DETAILED ACTION

Oath/Declaration

 Thé oath or declaration is defective. A new oath or declaration in compliance with 37 CFR 1.67(a) identifying this application by application number and filing date is required. See MPEP §§ 602.01 and 602.02.

The oath or declaration is defective because: the signature of the second inventor is lacking.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1, 3, 4, 9, 10 12, 13 and 15 are rejected under 35 U.S.C. 102(b) as being anticipated by Ono et al., (US 2003/0227052 A1) Ono.
- 4. As to claims 1,3,4,9,12, and 13, Ono discloses and shows (Fig 1), a double implanted MOS field effect transistor comprising a semiconductor substrate (10) having a first concentration of first type impurities (n+); a drift semiconductor layer (50) formed on a front side of the semiconductor substrate and having a second concentration of first type impurities less that the first concentration of first type impurities (n-); a first source region (20); a second source region (20); and a JFET region (40) defined between the first source region and the second source region, the JFET region having a third concentration of first type impurities that is greater than the second concentration

of first type impurities (n) and having a width (L) less than about 3 micrometers and a width of about one micrometer. (Paragraphs [0039] & [0041]).





FIG. 1

As to claims 10 and 15, Ono shows (Fig 12) a plurality of base contact regions
 (18) formed in each of the first and second source regions (16), the base contact
 regions being smaller that the first and second source regions.

Art Unit: 2822



Claim Rejections - 35 USC § 103


- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ono in view of Kumar et al., (USPAT 6,573,534.B1) Kumar.
- Ono does not disclose that the semiconductor substrate is a silicon-carbide substrate.
- 9. Kumar is related to a similar MOS FET structure and discloses that the substrate is a silicon-carbide substrate (Column 1, line 40).

Art Unit: 2822

Kumar is evidence that a person of ordinary skill in the art would find a reason,
 suggestion or motivation to use a silicon-carbide substrate.

Page 5

- 11. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono by using a silicon-carbide substrate for advantages such as higher breakdown voltage and lower ON resistance according to the teachings of Kumar (Column 1, lines 27-30).
- 12. Claims 5 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ono in view of Tokura et al., (USPAT 5,545,908).
- 13. One does not disclose that the concentration of first type impurities associated with the JFET region is at least one order of magnitude greater that the concentration of first type impurities associated with the drift region.
- 14. Tokura is related to a similar MOSFET structure and discloses and shows (Tokura, Fig 1) that the doping level at the JFET region (5) is 8E16 cm⁻³ whereas the doping level of the drift region (2) is 5E15 cm⁻³. (Tokura, Column 10, lines 29-33 & Column 11, lines 54-58). Note that Tokura does not label the region between the two p doped wells on opposite sides of the gate as a JFET. However the structure in this device as well as Ono will form a parasitic JFET due to the arrangement of the layers. (Ono, Paragraph [0040]).




- 15. Tokura is evidence that a person of ordinary skill in the art would find a reason, suggestion or motivation to have the concentration of the JFET region at least an order of magnitude greater that the concentration of the drift region.
- 16. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono by having the concentration of the JFET region at least an order of magnitude greater that the concentration of the drift region for advantages such as reduced ON resistance according to the teachings of Tokura (Column 5, lines 60-66 & Column 8, lines 33-34).
- 17. Claims 6-8 and 17-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ono in view of Zeng et al., (USPAT 6,137,139) Zeng.
- 18. As to claims 6-8, Ono shows (Ono, Fig 1) the JFET region is formed directly below the gate structure and between the base doped wells formed on either side of the

Art Unit: 2822

gate. As noted above the parasitic JFET is a consequence of the lateral gate-source arrangement of a vertical MOSFET and would be above the current spreading layer and the drift region shown by Zeng.

- 19. One does not explicitly disclose that a current spreading layer is formed on a front side of the drift semiconductor layer; and wherein the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region by at least one order of magnitude.
- 20. Zeng discloses and shows (Fig 2C) a current spreading layer (103) formed on a front side of the drift semiconductor layer (102) wherein the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region by at least one order of magnitude (Zeng, Column 2, lines 64-67 & Column 3, lines 4-7).



21. Zeng is evidence that a person of ordinary skill in the art would find a reason, suggestion or motivation to have a current spreading layer formed on a front side of the drift semiconductor layer; and wherein the concentration of impurities of the first type is

Art Unit: 2822


greater that the concentration of impurities of the first type in the drift region by at least one order of magnitude.

- 22. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono to have a current spreading layer formed on a front side of the drift semiconductor layer; and wherein the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region by at least one order of magnitude for advantages such as reduced on-resistance without degrading device ruggedness and reliability according to the teachings of Zeng (Column 4, lines 32-39).
- 23. As to claim 17, Ono discloses and shows (Ono, Fig 1), a double implanted MOS field effect transistor comprising a semiconductor substrate (10) a drift semiconductor layer (50) formed on a front side of the semiconductor substrate; a first source region (20); a second source region (20); and a JFET region (40) defined between the first source region and the second source region.
- 24. One does not disclose or show a current spreading semiconductor layer formed on a front side of the drift semiconductor layer.
- 25. Zeng discloses and shows (Fig 2C) a current spreading layer (103) formed on a front side of the drift semiconductor layer (102).
- 26. Ono shows (Ono, Fig 1) the JFET region is formed directly below the gate structure and between the base doped wells formed on either side of the gate. As noted above the parasitic JFET is a consequence of the lateral gate-source arrangement of a vertical MOSFET and would be above the current spreading layer and the drift region shown by Zeng.

- 27. Zeng is evidence that a person of ordinary skill in the art would find a reason, suggestion or motivation to have a current spreading layer formed on a front side of the drift semiconductor layer.
- 28. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono to have a current spreading layer formed on a front side of the drift semiconductor for advantages such as reduced on-resistance without degrading device ruggedness and reliability according to the teachings of Zeng (Column 4, lines 32-39)...
- 29. As to claims18 and 19, Ono does not disclose a current spreading semiconductor layer having a first concentration of first type impurities and the drift semiconductor layer has a second concentration of first type impurities, the first concentration of first type impurities being greater that the second concentration by at least one order of magnitude.
- 30. Zeng discloses a current spreading layer wherein the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region by at least one order of magnitude (Zeng, Column 2, lines 64-67 & Column 3, lines 4-7).
- 31. Zeng is evidence that a person of ordinary skill in the art would find a reason, suggestion or motivation to have a current spreading layer wherein the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region by at least one order of magnitude.
- 32. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono to have a current spreading layer wherein

the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region by at least one order of magnitude for advantages such as reduced on-resistance without degrading device ruggedness and reliability according to the teachings of Zeng (Column 4, lines 32-39).

- 33. As to claim 20, Ono as modified by Zeng discloses the JFET region has a width of about three micrometers or less (Ono, Paragraph [0041]).
- 34. As to claim 21, Ono as modified by Zeng shows (Fig 12) a plurality of base contact regions (18) formed in each of the first and second source regions (16), the base contact regions being smaller that the first and second source regions.
- 35. Claims 11 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ono in view of Kobayashi et al., (US2003/0052329 A1) Kobayashi.
- 36. As to claims 11 and 16, Ono does not explicitly disclose a plurality of source regions and a plurality of base contact regions, wherein the plurality of source regions and the plurality of base contact regions, form alternating strips of N-type doped regions and P-type doped regions, the alternating strips being substantially orthogonal to respective source electrodes formed over the first and second source regions.
- 37. Kobayashi shows (Fig 18) a plurality of source regions and a plurality of base contact regions, wherein the plurality of source regions (15) and the plurality of base contact regions (13), form alternating strips of N-type doped regions and P-type doped regions, the alternating strips (17) being substantially orthogonal to respective source electrodes formed over the first and second source regions.



- 38. Kobayashi is evidence that a person of ordinary skill in the art would find a reason, suggestion or motivation to form a plurality of source regions and a plurality of base contact regions, wherein the plurality of source regions and the plurality of base contact regions, form alternating strips of N-type doped regions and P-type doped regions, the alternating strips being substantially orthogonal to respective source electrodes formed over the first and second source regions.
- 39. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono to form a plurality of source regions and a plurality of base contact regions, wherein the plurality of source regions and the plurality of base contact regions, form alternating strips of N-type doped regions and P-type doped regions, the alternating strips being substantially orthogonal to respective source electrodes formed over the first and second source regions for advantages such as reduced electric field strength according to the teachings of Kobayashi (Paragraph [0034]).

- 40. Claim 22 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ono in view of Zeng and further in view of Kobayashi.
- 41. One as modified by Zeng does not explicitly disclose a plurality of source regions and a plurality of base contact regions, wherein the plurality of source regions and the plurality of base contact regions, form alternating strips of N-type doped regions and P-type doped regions, the alternating strips being substantially orthogonal to respective source electrodes formed over the first and second source regions.
- 42. Kobayashi shows (Fig 18) a plurality of source regions and a plurality of base contact regions, wherein the plurality of source regions (15) and the plurality of base contact regions (13), form alternating strips of N-type doped regions and P-type doped regions, the alternating strips (17) being substantially orthogonal to respective source electrodes formed over the first and second source regions.
- 43. Kobayashi is evidence that a person of ordinary skill in the art would find a reason, suggestion or motivation to form a plurality of source regions and a plurality of base contact regions, wherein the plurality of source regions and the plurality of base contact regions, form alternating strips of N-type doped regions and P-type doped regions, the alternating strips being substantially orthogonal to respective source electrodes formed over the first and second source regions.
- 44. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono as modified by Zeng to form a plurality of source regions and a plurality of base contact regions, wherein the plurality of source regions and the plurality of base contact regions, form alternating strips of N-type doped regions and P-type doped regions, the alternating strips being substantially orthogonal

to respective source electrodes formed over the first and second source regions for advantages such as reduced electric field strength according to the teachings of Kobayashi (Paragraph [0034]).

- 45. Claim 23 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ono in view of Zeng and further in view of Tokura and Kumar.
- 46. One discloses and shows (Fig 1), a double implanted MOS field effect transistor comprising a semiconductor substrate (10) having a first concentration of first type impurities (n+); a drift semiconductor layer (50) formed on a front side of the semiconductor substrate and having a second concentration of first type impurities less that the first concentration of first type impurities (n-); a first source region (20); a second source region (20); and a JFET region (40) defined between the first source region and the second source region, the JFET region having a fourth concentration of first type impurities that is greater than the second concentration of first type impurities (n) and having a width (L) less than about 3 micrometers and a width of about one micrometer. (Paragraphs [0039] & [0041]).
- One does not disclose that the semiconductor substrate is silicon-carbide.
- 48. Kumar discloses that the substrate is a silicon-carbide substrate (Column 1, line 40).
- 49. Kumar is evidence that a person of ordinary skill in the art would find a reason, suggestion or motivation to use a silicon-carbide substrate.
- 50. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono by using a silicon-carbide substrate for

Art Unit: 2822

advantages such as higher breakdown voltage and lower ON resistance according to the teachings of Kumar (Column 1, lines 27-30).

- 51. Furthermore, Ono as modified by Kumar does not explicitly disclose that a current spreading layer is formed on a front side of the drift semiconductor layer; and wherein the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region.
- 52. Zeng discloses and shows (Fig 2C) a current spreading layer (103) formed on a front side of the drift semiconductor layer (102) wherein the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region (Zeng, Column 2, lines 64-67 & Column 3, lines 4-7).
- 53. Zeng is evidence that a person of ordinary skill in the art would find a reason, suggestion or motivation to have a current spreading layer formed on a front side of the drift semiconductor layer; and wherein the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region.
- 54. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono as modified by Kumar to have a current spreading layer formed on a front side of the drift semiconductor layer; and wherein the concentration of impurities of the first type is greater that the concentration of impurities of the first type in the drift region for advantages such as reduced on-resistance without degrading device ruggedness and reliability according to the teachings of Zeng (Column 4, lines 32-39).

Art Unit: 2822

55. Lastly, Ono as modified by Kumar and Zeng does not disclose that the concentration of first type impurities associated with the JFET region is greater that the concentration of first type impurities associated with the drift region.

Page 15

- 56. Tokura is related to a similar MOSFET structure and discloses and shows (Tokura, Fig 1) that the doping level at the JFET region (5) is 8E16 cm⁻³ whereas the doping level of the drift region (2) is 5E15 cm⁻³. (Tokura, Column 10, lines 29-33 & Column 11, lines 54-58). Note that Tokura does not label the region between the two p-doped wells on opposite sides of the gate as a JFET. However the structure in this device as well as Ono will form a parasitic JFET due to the arrangement of the layers. (Ono, Paragraph [0040]).
- 57. Tokura is evidence that a person of ordinary skill in the art would find a reason, suggestion or motivation to have the concentration of the JFET region greater that the concentration of the drift region.
- 58. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Ono as modified by Kumar and Zeng by having the concentration of the JFET region at least an order of magnitude greater that the concentration of the drift region for advantages such as reduced ON resistance according to the teachings of Tokura (Column 5,lines 60-66 & Column 8, lines 33-34).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul E. Patton whose telephone number is 571-272-9762. The examiner can normally be reached on 7:00 - 5:30 Monday through.

Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

P

Zandra V. Smith
Supervisory Patent Exar...

Paul E Patton Examiner Art Unit 2822

Notice of References Cited

Application/Control No.

11/338,007

Examiner

Paul E. Patton

Applicant(s)/Patent Under
Reexamination
COOPER ET AL.

Art Unit
Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-2003/0227052	12-2003	Ono et al.	257/341
*	В	US-5,545,908	08-1996	Tokura et al.	257/341
*	С	US-6,573,534 B1	06-2003	Kumar et al.	257/77
*	D	US-2003/0052329 A1	03-2003	Kobayashi et al.	257/135
*	E	US-6,137,139	10-2000	Zeng et al.	257/342
*	F	US-6,552,391 B2	04-2003	Zeng et al.	257/342
*	G	US-2003/0205829 A1	11-2003	Boden, Milton J. JR.	257/921
	Н	US-			
	ı	US-			
	J	US-			manananan ara-
225	K	US-			
	L	US-	2 20 - 200		
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N ·					
371.57	0					
	Р					
	Q					
	R				- X-X-X	
	s					
	Т				and the second s	

NON-PATENT DOCUMENTS

*	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U					
1	v	•				
	8	*				
	x	•				

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

Bib Data Sheet

CONFIRMATION NO. 4085

SERIAL NUMBER 11/338,007	FILING OR 371(c) DATE 01/23/2006 RULE	CLASS 257	GRO	2809	UNIT		RNEY DOCKET NO. 220-79132
Asmita Saha, V ** CONTINUING DATA This apple clair ** FOREIGN APPLICA	per, West Lafayette, IN; Vest Lafayette, IN; A ************************************					v	
Foreign Priority claimed 35 USC 119 (a-d) conditions Verified and Acknowledged ⁽	yes no Met after Met after Init	STATE C COUNTR IN	2012년2	EETS AWING 4	CL	TAL AIMS 23	INDEPENDENT CLAIMS 4
ADDRESS 23643							#0
TITLE .		and the second s		anni an inc		:::::::::::::::::::::::::::::::::::::::	
High-voltage power se	miconductor device		iku uta			3000	
RECEIVED No.	ES: Authority has been given to charge/credit for following:	DEPOSIT ACCOUNT		All Fe 1.16 I 1.17 I 1.18 I Other	Fees (F Fees (P Fees (Is	rocessin	g Ext. of time)

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Index of Claims	11338007	COOPER ET AL.
	Examiner	Art Unit
i de la company de la Calantia de la transita de la company de la compan	Patton, Paul E	2822

				7			
1	Rejected	-	Cancelled	N	Non-Elected	A	Appeal
=	Allowed	÷	Restricted	I	Interference	0	Objected
c	laims renumbered	in the same or	rder as presented by a	pplicant	☐ CPA	☐ T.D.	☐ R.1.47
	CLAIM		<u> </u>	*	DATE		
Fin	al Original	03/26/2007				T	
	1	1					
	2	1					
	3	1					
	4	1					
	5	1		- 10.11			
	6	1					
	7	1		200			
	8	1					
	9	1					
	10	1					, see see an annual contraction
	11	1					
	12	1					
7.7.	13	1					
	14	1					
54,000	15	/					
	16	1					
dan basah	17	1					
	18	1					
	19	/					

Search Notes



Application/Control No.	App
**************************************	Ree

11338007

Applicant(s)/Patent Under Reexamination
COOPER ET AL.

Examiner

Art Unit

Patton, Paul E

2822

SEARCHED

Class	Subclass	Date	Examiner
257	263, 256, 341, 342, 335, 339, 350, 263,	3/22/2007	PEP
438	142, 156, 176, 186, 197, 268	3/22/2007	PEP

SEARCH NOTE	•	E	Т	0	N	Н	C	R	A	E	S	
-------------	---	---	---	---	---	---	---	---	---	---	---	--

Search Notes	Date	Examiner
Search history attached	2/26/2007	PEP

INTERFERENCE SEARCH

Class	Subclass	Date	Examiner
-------	----------	------	----------

U.S. Patent and Trademark Office Part of Paper No.: 20070326