



Reference Point 3 Specification

Version 3.1

Contents

1	Summary of Changes	12
2	Scope	13
3	Reference Point 3 Architecture	14
3.1	Parameter Definitions.....	14
3.2	Module Interface Toward RP3	15
3.3	Topology	16
3.3.1	Mesh	16
3.3.2	Centralized Combiner and Distributor	18
3.4	Inter-Cabinet Connections	20
3.4.1	Inter-Cabinet Mesh	20
3.4.2	Connections between Bridge Modules.....	21
3.4.3	Connections between Combiner and Distributor Modules	22
4	Protocol Stack	24
4.1	Physical Layer.....	25
4.1.1	Electrical Signalling.....	25
4.1.2	Data Format and Line Coding	25
4.1.3	Bus Clock.....	26
4.2	Data Link Layer	26
4.2.1	Message Overview	26
4.2.2	Frame Structure	27
4.2.3	Counters	29
4.2.4	Transmission of Frame Structure.....	30
4.2.5	Reception of Frame Structure	31
4.2.6	Empty Message	34
4.2.7	Synchronisation	34
4.2.8	Measurements	38
4.3	Transport Layer.....	39
4.3.1	Overview of Transport Layer.....	39
4.3.2	Message Format – Address Field	42
4.3.3	Message Router.....	43
4.3.4	Message Multiplexer and Demultiplexer	44

4.3.5	Summing Unit	46
4.4	Application Layer.....	48
4.4.1	Addressing	48
4.4.2	Paths.....	49
4.4.3	Message Transmission Rules	50
4.4.4	Bus Manager.....	52
4.4.5	Buffering Requirements	52
4.4.6	Message Format – TYPE Field	53
4.4.7	Message Format – TIMESTAMP Field	53
4.4.8	Message Format – PAYLOAD Field	54
4.4.9	Control and Measurement Data Mapping	60
5	Electrical Specifications	63
5.1	Overview	63
5.1.1	Explanatory Note on Electrical Specifications.....	63
5.1.2	Equalization	63
5.1.3	Compliance Interconnect	64
5.2	Receiver Characteristics	64
5.2.1	AC Coupling.....	64
5.2.2	Input Impedance	66
5.2.3	Receiver Compliance Mask	66
5.2.4	Jitter Tolerance	67
5.2.5	Bit Error Ratio (BER).....	67
5.3	Transmitter Characteristics	68
5.3.1	Load	70
5.3.2	Amplitude	70
5.3.3	Output Impedance	70
5.3.4	Transmitter Compliance	71
5.4	Measurement and Test Requirements	71
5.4.1	TYPE 1 Compliance Interconnect Definition	71
5.4.2	TYPE 2 Compliance Interconnect Definition	72
5.4.3	TYPE 3 Compliance Interconnect Definition	73
5.4.4	Eye Mask Measurements	75
5.4.5	Transmit Jitter	76
5.4.6	Jitter Tolerance	76

6	RP3-01 Interface for Remote RF Unit.....	77
6.1	Architecture.....	77
6.2	Protocol Stack.....	79
6.2.1	Physical Layer.....	79
6.2.2	RP3-01 - Transfer of RP1 Data Over RP3.....	79
6.2.3	RP1 Frame Clock Bursts	79
6.2.4	Ethernet Transmission	84
6.2.5	Line Rate Auto-Negotiation.....	87
6.2.6	RTT Measurement and Internal Delays of a RRU.....	89
6.2.7	Virtual HW Reset	92
7	OAM&P.....	94
7.1	OAM&P Parameters.....	94
7.1.1	External Parameters of Data Link Layer	94
7.1.2	Error Cases at Data Link Layer.....	96
7.1.3	External Parameters of Transport Layer	96
7.1.4	Error Cases at Transport Layer.....	99
7.1.5	Other External Parameters	99
	Appendix A: Media Adapter and Media Options – Fibre Optics	101
	Appendix B: Multiplexing Examples (Informative)	102
	Appendix C: RP3 Bus Configuration Algorithm (Informative).....	105
	Appendix D: Parameters for 802.16 Message Transmission.....	110
	Appendix E: Background Information on TYPE 1 – 3 Interconnects (Informative).....	113
	Glossary	115
	References	116

List of Figures

Figure 1: RP3 interface of RF and baseband modules. There exists maximum K pairs of unidirectional links toward RP3.	16
Figure 2: Full mesh connecting two baseband and three RF modules. Each baseband module is connected to every RF module and vice versa.	17
Figure 3: Full mesh connecting K baseband modules to K RF modules. All the connections are not drawn.	18
Figure 4: Centralized combiner and distributor (main and redundant) embedded into RP3 interface.....	19
Figure 5: Centralized combiner and distributor embedded into RP3 interface. Redundant C/D is not applied.	20
Figure 6: Full mesh between RF and baseband modules of two cabinets.	21
Figure 7: Bridge modules extending RP3 interface to two cabinets. Mesh topology is shown in intra-cabinet RF-baseband connections but also centralized combiner and distributor topology may be applied.	22
Figure 8: RP3 interface extended over two cabinets by connecting C/Ds together (redundant C/D not applied).	23
Figure 9: Layered structure of the bus protocol.	24
Figure 10: Illustration of Physical layer structure – data flow approach.....	25
Figure 11: Message format of RP3 protocol stack.....	26
Figure 12: Master frame illustrating the sequence according to which WCDMA, GSM/EDGE, and 802.16 messages are inserted to the bus (parameter set M_MG=21, N_MG=1920, K_MG=1, i = 1).....	28
Figure 13: Master frame illustrating the sequence according to which CDMA messages are inserted to the bus (parameter set M_MG=13, N_MG=3072, K_MG=3, i =1).....	28
Figure 14: Message Group structures for WCDMA, GSM/EDGE, and 802.16 air interface standards at 768 Mbps (1x), 1536Mbps (2x), and 3072Mbps (4x) line rates. Time span corresponding to a single message group at 768Mbps line rate is shown.	29
Figure 15: Timing of message slot counters for an example MG and MF definition. .	30
Figure 16: Master Frame is transmitted at an offset to the RP3 bus frame tick in each bus node.	31
Figure 17: Run time and measurement windows of received Master Frame.....	32
Figure 18: An example of Master Frame timings (downlink direction).	33
Figure 19: Example of Δ and Π assignments to a bus network.	33
Figure 20: Empty message. The address field consists of thirteen ‘1’ bits while rest of the message contains don’t care x bits.	34

Figure 21: State diagram of the transmitter.	36
Figure 22: State diagram for the receiver.	38
Figure 23: Transport layer with a common message router for all received messages.	40
Figure 24: Transport layer with dedicated downlink and uplink message routers. Also message multiplexer, demultiplexer, and summing unit is shown.	41
Figure 25: Address sub-fields.	42
Figure 26: Functionality of message router.	43
Figure 27: Illustration of message multiplexer.	46
Figure 28: Functionality of Summing unit. Type check of input messages is not shown.	48
Figure 29: Arbitrary bus configuration with two paths. Message slots are not shown.	49
Figure 30: Illustration of 802.16 data transmission into RP3 link using Dual Bit Map algorithm.	52
Figure 31: WCDMA DL Payload Mapping.	55
Figure 32: WCDMA UL Payload Mapping.	56
Figure 33: GSM/EDGE UL Payload Mapping.	57
Figure 34: GSM/EDGE downlink burst for a modulator block.	58
Figure 35: GSM/EDGE associated control information for a channelizer block.	58
Figure 36: CDMA2000 DL Payload Mapping.	59
Figure 37: CDMA2000 UL Payload Mapping.	59
Figure 38: 802.16 downlink and uplink payload mapping.	60
Figure 39: Generic control message.	60
Figure 40: Air interface synchronized control message.	62
Figure 41: Receiver Compliance Mask.	66
Figure 42: Sinusoidal Jitter Mask.	67
Figure 43: Example Transmitter Output Mask (For Information Only)	70
Figure 44: TYPE 1 Compliance Interconnect Differential Insertion Loss.	72
Figure 45: TYPE 2 Compliance Interconnect Differential Insertion Loss.	73
Figure 46: TYPE 3 Differential Transfer Function Chart.	74
Figure 47: TYPE 3 Differential Return Loss Chart.	75
Figure 48: Eye Mask Alignment.	76
Figure 49: RP3-01 example architecture. Base station with remote RF units (RRUs). RRUs in chain, ring, and tree-and-branch topologies. Examples of RP3-01 master and slave ports of RRUs are also shown.	77

Figure 50: Logical model of OBSAI RP3-01 point-to-point interface.....	78
Figure 51: Examples of mapping RP1 and RP3-01 link O&M data into RP3 messages.....	80
Figure 52: RP1 frame clock synchronization burst from CCM.....	80
Figure 53: RP3-01 frame clock synchronization message.	83
Figure 54: Timing principle in RP1 frame clock burst transfer.	84
Figure 55: Ethernet frame transfer over RP3-01 network is done as a point-to-point transfer between a pair of nodes.....	84
Figure 56: RP3-01 line rate auto-negotiation is done between a pair of nodes (LC and RRU or between adjacent RRUs).	87
Figure 57: Internal delays of Class #1 RRU.	90
Figure 58: Internal delays of Class #2 RRU.	90
Figure 59: Internal delays of Class #3 RRU.	91
Figure 60: RTT Measurement message.....	92
Figure 61: Virtual HW reset message.....	93
Figure 62: Example block diagram of Transport layer.....	102
Figure 63: An example of message multiplexing from four 768 Mbps links into one 1536 Mbps link.	103
Figure 64: An example of message interleaving from one 768 Mbps link into one 3072 Mbps link.	103
Figure 65: An example of message interleaving from fifteen 768 Mbps links into three 1536 Mbps link.	104
Figure 66: An example of message interleaving from three partly full 1536 Mbps 'links into one 3072 Mbps link.	104
Figure 67: An example base station configuration.....	105
Figure 68: Data flows between BB and RF modules. Addresses of modules and antenna-carriers (or up/down converters at RF) are also shown.....	106
Figure 69: Index assignment to the ports of combiner distributor. Mapping of downlink messages to RP3 message slots is also shown.....	107
Figure 70: Mapping of uplink messages to RP3 message slots.	109
Figure 71: TYPE 1 and TYPE 2 Interconnects.	113
Figure 72: TYPE-3 Backplane Interconnect	114
Figure 73: TYPE-3 Cable Interconnect.....	114

List of Tables

1		
2		
3	Table 1: Architecture related RP3 parameters and their values.	14
4	Table 2: Size of the message.	27
5	Table 3: Measurements performed by the Physical layer.	39
6	Table 4: An example of a table.	44
7	Table 5: Multiplexing table for the case where all messages from four	
8	768Mbps links are multiplexed to a single 3072Mbps link.	45
9	Table 6: Multiplexing table for the case where all messages from two	
10	1536Mbps links are multiplexed to a single 3072Mbps link.	45
11	Table 7: Multiplexing table for the case where all messages from one 1536Mbps	
12	link and two 768Mbps links are multiplexed to a single 3072Mbps link.	45
13	Table 8: Multiplexing table for the case where all messages from two	
14	768Mbps link are multiplexed to a single 1536Mbps link.	45
15	Table 9: Multiplexing table for the case where all messages from three	
16	768Mbps links are multiplexed to a single 3072Mbps link.	46
17	Table 10: Definition of the parameters of the dual bit map concept.	51
18	Table 11: Content of type field.	53
19	Table 12: Content of generic control message.	60
20	Table 13: Content of air interface synchronized control message.	61
21	Table 14: Receiver Characteristics – 768 Mbaud.	65
22	Table 15: Receiver Characteristics – 1536 Mbaud.	65
23	Table 16: Receiver Characteristics – 3072 Mbaud.	65
24	Table 17: Receiver Compliance Mask Parameters.	67
25	Table 18: Sinusoidal Jitter Mask Values.	68
26	Table 19: Transmitter Characteristics – 768 Mbaud.	68
27	Table 20: Transmitter Characteristics – 1536 Mbaud.	69
28	Table 21: Transmitter Characteristics – 3072 Mbaud.	69
29	Table 22: Content of RP3-01 frame clock synchronization message.	83
30	Table 23: Content of the time stamp field of RP3 messages in relation to	
31	Ethernet MAC frame data of the payload.	85
32	Table 24: Content of RP3-01 Ethernet message.	86
33	Table 25: Parameters of line rate auto-negotiation algorithm.	88
34	Table 26: Content of an RTT Measurement message.	92
35	Table 27: Content of virtual HW reset message.	93
36	Table 28: Input and output parameters of Data link layer.	94

1	Table 29: Error cases at Data link layer.	97
2	Table 30: Input and output parameters of Transport layer. All the parameters are	
3	defined for the whole node.	97
4	Table 31: Possible error cases at Transport layer.	99
5	Table 32: Other input and output parameters of bus node.	100
6	Table 33: Options for optical cabling.	101
7	Table 34: Optical interface recommendations for different RP3-01 line rates.	
8	This table is for information only.	101
9	Table 35: Downlink routing table.	107
10	Table 36: Uplink routing table.	107
11	Table 37: Message transmission rules for BB modules #1 and #2.	108
12	Table 38: Message transmission rules for RF module #1.	108
13	Table 39: Message transmission rules for RF module #2.	109
14	Table 40: Parameters for supported 802.16 profiles in case of 768 Mbps	
15	virtual RP3 link.	110
16	Table 41: Parameters for supported 802.16 profiles in case of 1536 Mbps	
17	virtual RP3 link.	111
18	Table 42: Parameters for supported 802.16 profiles in case of 3072 Mbps	
19	virtual RP3 link.	112

FOREWORD

OBSAI description and specification documents are developed within the Technical Working Group of the Open Base Station Architecture Initiative Special Interest Group (OBSAI SIG). Members of the OBSAI TWG serve voluntarily and without compensation. The description and specifications developed within OBSAI represent a consensus of the broad expertise on the subject within the OBSAI SIG.

The OBSAI SIG uses the following terminology in the specifications:

- “shall” expresses a provision that is binding
- “should” and “may” expresses non-mandatory provisions
- “will” expresses a declaration of purpose on the part of the OBSAI SIG. It may be necessary to use “will” in cases where the simple future tense is required

Use of an OBSAI reference or specification document is wholly voluntary. The existence of an OBSAI Specification does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of the OBSAI Specification. Furthermore, the viewpoint expressed at the time a specification is approved and issued is subject to change brought about through developments in the state of the art and comments received from users of the specification. Every OBSAI Specification is subjected to review in accordance with the Open Base Station Architecture Initiative Rules And Procedures.

Implementation of all or part of an OBSAI Specification may require licenses under third party intellectual property rights, including without limitation, patent rights (such a third party may or may not be an OBSAI Member). The Promoters of the OBSAI Specification are not responsible and shall not be held responsible in any manner for identifying or failing to identify any or all such third party intellectual property rights.

The information in this document is subject to change without notice and describes only the product defined in the introduction of this documentation. This document is intended for the use of OBSAI Member’s customers only for the purposes of the agreement under which the document is submitted, and no part of it may be reproduced or transmitted in any form or means without the prior written permission of OBSAI Management Board. The document has been prepared for use by professional and properly trained personnel, and the customer assumes full responsibility when using it. OBSAI Management Board, Marketing Working Group and Technical Working Group welcome

customer comments as part of the process of continuous development and improvement of the documentation.

The information or statements given in this document concerning the suitability, capacity, or performance of the mentioned hardware or software products cannot be considered binding but shall be defined in the agreement made between OBSAI members. However, the OBSAI Management Board, Marketing Working Group or Technical Working Group have made all reasonable efforts to ensure that the instructions contained in the document are adequate and free of material errors and omissions.

OBSAI liability for any errors in the document is limited to the documentary correction of errors. OBSAI WILL NOT BE RESPONSIBLE IN ANY EVENT FOR ERRORS IN THIS DOCUMENT OR FOR ANY DAMAGES, INCIDENTAL OR CONSEQUENTIAL (INCLUDING MONETARY LOSSES), that might arise from the use of this document or the information in it.

This document and the product it describes are considered protected by copyright according to the applicable laws. OBSAI logo is a registered trademark of Open Base Station Architecture Initiative Special Interest Group. Other product names mentioned in this document may be trademarks of their respective companies, and they are mentioned for identification purposes only. Copyright © Open Base Station Architecture Initiative Special Interest Group. All rights reserved. Users are cautioned to check to determine that they have the latest edition of any OBSAI Specification.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of OBSAI, the OBSAI TWG will initiate action to prepare appropriate responses. Since OBSAI Specifications represent a consensus of OBSAI Member's interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason OBSAI and the members of its Technical Working Groups are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments on specifications and requests for interpretations should be addressed to:

Peter Kenington

Chairman, OBSAI Technical Working Group

Linear Communications Consultants Ltd.

Email: pbk@linearcomms.com

1 Summary of Changes

Version	Approved by	Date	Comment
1.0	OBSAI Management Board	16/04/2004	Initial Release
2.0	OBSAI Management Board	11/10/2004	Second Release – incorporating remote head operation
3.0	OBSAI Management Board	01/08/2005	Third Release – incorporating WiMAX support
3.1	OBSAI Management Board	13/11/2006	Point Release – incorporating 4x line rate electrical specifications and related Type3 interconnect definition

2 Scope

This document specifies the Reference Point 3 characteristics. Chapter 3 defines the connectivity between RF and baseband modules. The protocol stack for data transfer is defined in Chapter 4, excluding the electrical characteristics, which are specified in Chapter 5. The protocol stack for data transfer between the base station and Remote RF units is defined in Chapter 6. Configuration and management of the protocol is detailed in Chapter 7.

3 Reference Point 3 Architecture

OBSAI Reference Point 3 (RP3) interface exists between RF and BB modules of a base station. In this chapter, architecture or connectivity between RF and baseband modules is specified.

Architecture related parameters are defined in Section 3.1. In Section 3.2, interface of RF and baseband modules toward RP3 is defined. Topology of RP3 is specified in Section 3.3. Inter-cabinet connections are considered in Section 3.4.

3.1 Parameter Definitions

A set of parameters is used to define the architecture characteristics of RP3. In Table 1, the values of all of the parameters are specified.

Table 1: Architecture related RP3 parameters and their values.

Parameter	Value	Description
K	9	Maximum number of pairs of unidirectional links with differential signalling in every RF and baseband module.
K_{RF_in}	$0 \leq K_{RF_in} \leq 9$	Number of incoming links with differential signalling that are implemented to a RF module.
K_{RF_out}	$0 \leq K_{RF_out} \leq 9$	Number of outgoing links with differential signalling that are implemented to a RF module
K_{BB_in}	$0 \leq K_{BB_in} \leq 9$	Number of incoming links with differential signalling that are implemented to a baseband module.
K_{BB_out}	$0 \leq K_{BB_out} \leq 9$	Number of outgoing links with differential signalling that are implemented to a baseband module

Parameter	Value	Description
P	36	Number of connector pins that are allocated to RP3 differential signals in every RF and baseband module
M	Integer, value equal to or greater than 1.	Number of RF modules in a base station.
N	Integer, value equal to or greater than 1.	Number of baseband modules in a base station.

1

2 3.2 Module Interface Toward RP3

3 Each OBSAI compliant RF module shall have maximum K (see Table 1)
4 pairs of unidirectional links with differential signalling toward RP3
5 interface, i.e. $2 \cdot K$ links in total. A pair constitutes one incoming signal
6 and one outgoing signal. Each RF module shall implement K_{RF_in}
7 incoming links, where $0 \leq K_{RF_in} \leq K$, and K_{RF_out} outgoing links, where
8 $0 \leq K_{RF_out} \leq K$. Among the implemented links with differential
9 signalling, unused links shall be disabled for power conservation
10 purposes. Each link requires 2 pins due to differential signalling that is
11 used. In total, there exist P pins in each RF module that are allocated
12 to differential signals to support RP3 interface. Each RF module shall
13 always have the same pins of a connector allocated to RP3 signals.
14 Refer to [6] for detailed pin definition.

15 The RF module may contain transmit functionality only, receiver
16 functionality only, or both transmit and receive functionality.

17 Each OBSAI compliant baseband module shall have maximum K (see
18 Table 1) pairs of unidirectional links with differential signalling toward
19 RP3 interface, i.e. $2 \cdot K$ links in total. A pair constitutes one incoming
20 signal and one outgoing signal. Each baseband module shall implement
21 K_{BB_in} incoming links, where $0 \leq K_{BB_in} \leq K$, and K_{BB_out} outgoing links,
22 where $0 \leq K_{BB_out} \leq K$. Among the implemented links with differential
23 signalling, unused links shall be disabled for power conservation
24 purposes. Each link requires 2 pins due to differential signalling that is
25 used. In total, there exist P pins in each baseband module that are
26 allocated for differential signals to support RP3 interface. Each
27 baseband module shall always have the same pins of a connector
28 allocated to RP3 signals. Refer to [5] for detailed pin definition.

Differential signalling is used at the lowest protocol layer at RP3 interface. On each link, bus protocol as specified in Chapter 4 shall be applied.

Figure 1 illustrates RP3 interface of RF and baseband modules. A pair of unidirectional links with differential signalling is shown in the figure as a double-ended arrow.




Figure 1: RP3 interface of RF and baseband modules. There exists maximum K pairs of unidirectional links toward RP3.

3.3 Topology

Topology specifies connectivity between RF and baseband modules. Two approaches are suggested (but not mandated): mesh and centralized combiner and distributor. They are explained in more detail below.

3.3.1 Mesh

Assuming N baseband and M RF modules in a base station, there exist in total $N \times M$ pairs of unidirectional links with differential signalling between baseband and RF modules in a full mesh. Each baseband module is connected to M RF modules while every RF module is connected to N baseband modules. Each pair of unidirectional links is implemented as two unidirectional differential signals in opposite directions for data and control transfer. Optionally, there may exist several parallel pairs of unidirectional links between any baseband and RF modules when very high data throughput is required. Connection

between any pair of baseband and RF modules may also be missing if it is not required. When there does not exist any connection between a baseband module and an RF module, a partial mesh rather than full mesh is obtained.

Each RF and baseband module has at maximum K pairs of unidirectional links. Therefore, $K \times K$ mesh at maximum can be supported but any combination, including asymmetrical combinations, up to this maximum is allowed.

Figure 2 illustrates a base station configuration with two baseband and three RF modules and a full mesh at RP3.




Figure 2: Full mesh connecting two baseband and three RF modules. Each baseband module is connected to every RF module and vice versa.

Figure 3 shows K-by-K full mesh.




Figure 3: Full mesh connecting K baseband modules to K RF modules. All the connections are not drawn.

3.3.2 Centralized Combiner and Distributor

Assume N baseband and M RF modules in a base station maximum configuration. All links of both baseband and RF modules are connected to a centralized combiner and distributor (C/D) that is located in RP3. For each link, differential signalling is applied. In combining, input samples that are targeted to the same antenna and carrier at the same time instant are added together so that a single output sample stream is formed after which it is transmitted to the desired RF module(s). In distribution, RX sample stream from a RF module is distributed to all or to a subset of baseband modules. At maximum, $K \cdot (N+M)$ pairs of unidirectional links are connected to the combiner and distributor but any number of links below this maximum can be connected to combiner and distributor. For a given base station

configuration, at maximum $\sum_{i=1}^N K_{\text{BB_out}}[i] + \sum_{i=1}^M K_{\text{RF_in}}[i]$ downlink

unidirectional links and $\sum_{i=1}^N K_{BB_in}[i] + \sum_{i=1}^M K_{RF_out}[i]$ uplink unidirectional links are connected to the combiner and distributor. In these equations, $K_{BB_in}[i]$ and $K_{BB_out}[i]$ stand for number of incoming and outgoing links that are implemented to the i^{th} baseband module while $K_{RF_in}[i]$ and $K_{RF_out}[i]$ denote number of incoming and outgoing links that are implemented to the i^{th} RF module. Between any RF or baseband module and the centralized combiner and distributor, unused links shall be disabled for power conservation purposes.

In order to obtain better fault tolerance, a redundant combiner and distributor can be used. In full redundancy, all signals of every RF and baseband module are transferred through main and redundant combiner and distributor modules. Given maximum K pairs of unidirectional links per RF or baseband module, at maximum $K - \lfloor K/2 \rfloor$ pairs of links from any module can be connected to main combiner and distributor and the remaining $\lfloor K/2 \rfloor$ pairs of links can be connected to the redundant combiner and distributor, or vice versa, when redundancy is applied. $\lfloor X \rfloor$ denotes the largest integer number equal to or less than X . Any number of links below this maximum can be connected to a combiner and distributor from a RF or baseband module. In load balancing redundancy, portion of the signals are transferred through the first combiner and distributor while rest of the signals are sent through the second combiner and distributor.




Figure 4: Centralized combiner and distributor (main and redundant) embedded into RP3 interface.

Figure 4 and Figure 5 illustrate centralized combiner and distributor topology with and without redundancy, respectively. Unlike in mesh

approach, there now exist active component(s) in RP3. The same baseband and RF modules shall be used with mesh or centralized combiner and distributor topology.




Figure 5: Centralized combiner and distributor embedded into RP3 interface. Redundant C/D is not applied.

3.4 Inter-Cabinet Connections

In very large configurations, a base station may be located in several cabinets and RF-baseband signal transfer between cabinets may be required. RP3 interface shall be used in inter-cabinet RF-baseband data transfers. Thus, differential signalling connections are used as well as the protocol stack defined in Chapter 4. Three topology options exist for inter-cabinet data transfers:

- Inter-cabinet mesh
- Links between bridge modules
- Links between centralized combiner and distributor modules

All these options are described in detail below. Two cabinet case is considered in this section. All the concepts presented can be generalized for X cabinet case where $X > 2$.

3.4.1 Inter-Cabinet Mesh

Figure 6 illustrates the case where a full mesh exists between all baseband and RF modules in dual cabinet base station configuration.




Figure 6: Full mesh between RF and baseband modules of two cabinets.

3.4.2 Connections between Bridge Modules

Figure 7 shows the second option for inter-cabinet communication. Now bridge modules are used that may simply forward data from cabinet to another. Bridge module is typically used in place of a baseband module and it can be used with intra-cabinet mesh or centralized combiner and distributor topologies.

Any baseband module of Cabinet #X can be connected to any RF module of Cabinet #Y when applying the bridge concept. Sufficient bandwidth in Baseband-to-RF links of Cabinet #X is assumed. In most simple implementation, bridge just forwards a set of differential signals from input to output. In a more advanced approach, bridge module is able to interchange data between links.




Figure 7: Bridge modules extending RP3 interface to two cabinets. Mesh topology is shown in intra-cabinet RF-baseband connections but also centralized combiner and distributor topology may be applied.

In order to obtain better fault tolerance, a redundant bridge module is typically used. Both the main and redundant bridge modules of the two cabinets shall be connected together.

3.4.3 Connections between Combiner and Distributor Modules

Figure 8 defines third option for inter-cabinet data transfer. When centralized combiner and distributor modules exist in RP3, these modules of different cabinets can be connected together. Both the main and redundant modules of the two cabinets shall be connected together.




Figure 8: RP3 interface extended over two cabinets by connecting C/Ds together (redundant C/D not applied).

4 Protocol Stack

The RP3 bus interface is a high-capacity, point-to-point serial interface bus for uplink and downlink telecom (user) data transfer and related control. The physical implementation of the bus is based on differential signalling technology. The protocol stack is based on a packet concept using a layered protocol with fixed length messages.

The bus protocol can be considered as a four-layer protocol consisting of

- **Application layer**, providing the mapping of different types of packets to the payload.
- **Transport layer**, responsible for the end-to-end delivery of the messages, which is simply routing of messages.
- **Data link layer**, responsible for framing of messages and message (link) synchronization
- **Physical layer**, responsible for coding, serialization, and transmission of data

This is illustrated below in Figure 9.




Figure 9: Layered structure of the bus protocol.

4.1 Physical Layer

4.1.1 Electrical Signalling

Refer to Chapter 5 for a detailed specification on electrical characteristics of RP3 interface.

4.1.2 Data Format and Line Coding

8b10b transmission code [1] shall be applied to all data that is transmitted over the RP3 bus. 8b10b transmission coding will provide a mechanism for serialization and clock recovery. Figure 10 illustrates physical layer structure.




Figure 10: Illustration of Physical layer structure – data flow approach.

Synchronization of physical layer receiver

In the Physical layer receiver, phase adjustments to the incoming signal are automatically done for each receiver port separately. Typically, phase adjustments are done when initialising the connection.

Line code violation detection

Physical layer, the 8b10b decoder, shall detect invalid line codes from the incoming serial bit stream. Each Line Code Violation (LCV), i.e. erroneously received byte, shall be indicated to Data link layer.

Physical layer, the 8b10b encoder, shall transmit K30.7 character to the link when Data link layer indicates that the byte to be transmitted contains an error.

4.1.3 Bus Clock

Physical layer of the bus is frequency and phase locked to a centralised BTS system clock [4]. In every bus node, byte clock for the bus is generated from BTS system clock and it equals to $Bus_line_Rate/10$ when bus line rate is expressed in baud units.

4.2 Data Link Layer

4.2.1 Message Overview

A fixed message format is used for all data that is transferred over the RP3 or RP3-01 (see Section 6) bus. Figure 11 shows the message structure including partitioning of the message into bytes. Each byte of a message is first 8b10b encoded as shown in the figure and then transmitted to a link. 8b10b encoding is part of Physical layer functionality. The leftmost byte of the address field is first transmitted to the link while the rightmost byte of payload is last sent to the link. If data from other busses is transferred over the RP3 or RP3-01, it must be realigned such that MSB is transmitted first as defined in Figure 11.




Figure 11: Message format of RP3 protocol stack.

Table 2 defines the size of each field of the message.

Table 2: Size of the message.

Field	Length (bits)
Address	13
Type	5
Time stamp (T-Stamp)	6
Payload	128
Total length	152 bits (=19 bytes)

4.2.2 Frame Structure

The protocol supports only fixed length messages of size 19 bytes as specified in Table 2.

A block of data consisting of M_MG messages, $0 < M_MG < 65536$, and K_MG IDLE bytes, $0 < K_MG < 20$, is called a Message Group (MG). Consecutive Message Groups are transferred over a bus link. Master Frame length is fixed to 10 ms and it is composed of $i*N_MG$, where $0 < N_MG < 65536$ and $i \in \{1, 2, 4\}$, consecutive Message Groups for line rates $i*768$ Mbps. Thus, any of the line rates 768 Mbps, 1536 Mbps, and 3072 Mbps can be applied. Parameters M_MG and N_MG must be selected such that $i*N_MG*M_MG < 2^{32}$ holds. Size of a Message Group equals to $M_MG*19+K_MG$ bytes while Master Frame size in bytes is $i*N_MG*(M_MG*19+K_MG)$.

The M_MG message slots of a Message Group are divided into data and control slots. For a line rate $i*768$ Mbps, the i last message slots of every i^{th} Message Group are control message slots while all other message slots are allocated for data message slots. In a Master Frame, there exist $i*N_MG$ control message slots and Message Group with index $i-1$, where Message Group indices run from 0 to $i*N_MG-1$, is the first Message Group having control slots.

K_MG idle codes K28.5 [1] exist at the end of each Message Group with one exception. Idle codes K28.7 are used to mark the end of a Master Frame, i.e. K_MG consecutive K28.7 codes exist at the end of last Message Group. A set of unique codes is used to mark the end of a Master Frame in order to facilitate reception.

There exists a large set of different Message Group and Master Frame definitions. Parameter set $M_MG=21$, $N_MG=i*1920$, and $K_MG=1$ is recommended to be used for WCDMA, GSM/EDGE, and 802.16 air interface standards while parameter set $M_MG=13$, $N_MG=i*3072$, and $K_MG=3$ is recommended for CDMA.

Figure 12 and Figure 13 Master Frames for WCDMA, GSM/EDGE, 802.16, and CDMA air interface standards for the 768 Mbps line rate ($i=1$).




Figure 12: Master frame illustrating the sequence according to which WCDMA, GSM/EDGE, and 802.16 messages are inserted to the bus (parameter set $M_MG=21$, $N_MG=1920$, $K_MG=1$, $i=1$).





Figure 13: Master frame illustrating the sequence according to which CDMA messages are inserted to the bus (parameter set $M_MG=13$, $N_MG=3072$, $K_MG=3$, $i=1$).

Figure 14 illustrates Message Group structures for WCDMA, GSM/EDGE, and 802.16 air interface standards at all allowed line rates $i \cdot 768$ Mbps, $i \in \{1, 2, 4\}$.



4.2.3 Counters

Master Frame is defined in Section 4.2.2. The Data link layer provides indices of current data and control message slots to upper layers which can then use these indices in the scheduling of message transmissions. Data message slot counter takes values from 0 up to $(i^*(M_MG-1)*N_MG)-1$ (refer to Section 4.2.2 for the definition of N_MG and M_MG) while control slot counter runs from 0 to $(i*N_MG)-1$. Both of these counters are 32 bits wide and they count message slots over a Master Frame duration. Both the data and control message slot counters are reset to zero in the beginning of the first data and control slots of the new master frame. As illustrated in Figure 15, the data message slot counter is reset to zero in the beginning of a Master Frame due to leading data message slot while the control slot counter is reset to zero in the beginning of the first control slot of the new master frame.

Master frame timing denotes here the Δ corrected (see Section 4.2.4) Master Frame timing, i.e. Master Frame timing at a transmitter port. This refers to the fact that there exists latency in message transfer over the bus, i.e. the message is seen at slightly different times in separate bus nodes. Counter value X in the figure below identifies the same message slot of a Master Frame in each bus node.




Figure 15: Timing of message slot counters for an example MG and MF definition.

For each bus transceiver (transmitter), message slot counters are activated (counting is started) after the offset parameter Δ (see Section 4.2.4) is available and the state of the transceiver is FRAME_TX (see Section 4.2.7).

4.2.4 Transmission of Frame Structure

Transmission time of Master Frame is synchronised to the RP3 bus frame clock at the output of each bus node. First byte of Master Frame is transmitted at offset Δ from the RP3 bus frame clock tick. In general, a common Δ value is used for uplink transmitter ports; another Δ value is used for all downlink transmitters. In some bus nodes, a specific parameter value is used for each transmitter port.

Parameter Δ fulfils the equation $\Delta = \Pi + D + B + P$, where D stands for processing delay of the receiver module and B indicates the maximum amount of buffering available at each Data link layer bus receiver while P denotes latency across the node; from receiver module to transmission module. Parameter Π is defined in Section 4.2.5 below. Note that the above equation only applies to bus nodes that forward received messages.

Offset values Δ are received at start-up by each bus node and their values are specified in byte-clock ticks. 16-bit two's complement code numbers are used.

Offset value Δ of a transmitter is fixed at run time. Section 4.2.7 defines the process according to which the value of the parameter Δ can be changed.

Figure 16 illustrates Master Frame transmission timing.




Figure 16: Master Frame is transmitted at an offset to the RP3 bus frame tick in each bus node.

After receiving the parameter Δ , Master Frame timing is valid at the second RP3 bus frame tick. This is due to the fact that Δ may take negative values. In downlink, Δ has negative values while positive values are used in uplink direction.

4.2.5 Reception of Frame Structure

The purpose of Master Frame synchronisation is to minimise buffering need in bus nodes, i.e. to ensure that corresponding message slots are received at the same time at each bus node.

For each bus receiver, synchronisation block indicates the received Master Frame boundary (see Section 4.2.7). An additional offset parameter Π is provided for each receiver that indicates earliest possible time instant when a Master Frame can be received. This time instant, called reference time, is equal to RP3 bus frame clock plus offset Π .

An exact value of Π is provided such that the end of the Master Frame shall be received at the reference time or at maximum MAX_OFFSET byte ticks after the reference time. The default value of MAX_OFFSET equals to four while value eight is optionally allowed (refer to Section 7.1.1 for MAX_OFFSET parameter definition). Target for bus configuration is to have the end of the Master Frame exactly MAX_OFFSET/2 byte clock ticks after the reference time. This can be achieved when the entire RP3 bus (all parameters) is properly configured.

When initialising a bus link, received Master Frame boundary may not hit the allowed MAX_OFFSET+1 bytes wide time window. A false parameter value can cause this situation. Irrespective of the erroneous Π value, bus nodes can perform measurements of the received Master Frame boundary as defined in Section 4.2.8.

An error shall always be indicated to Application layer when received Master Frame boundary is detected outside the allowed MAX_OFFSET+1 byte ticks long window. No error is indicated if the Master Frame boundary is not detected at all. This functionality is

optional in bus nodes that are located in Remote RF Units (see Chapter 6) while it is mandatory in other nodes. When Master Frame boundary is detected outside the allowed window in any bus node, all following data and control messages are rejected by default. Thus, they are not forwarded to output port(s) and they are not summed together with other messages. However, in bus nodes that are located in Remote RF Units (see Chapter 6), transfer of messages is continued irrespective of the location of the Master Frame boundary. Message processing continues normally (assuming that receiver state has remained in FRAME_SYNC state; see Section 4.2.7) after detecting Master Frame boundary in the allowed window.

Value of parameter Π is fixed at run time. By default, the receiver state machine shall be resynchronised (see Section 4.2.7) when updating the value of the parameter Π . Advanced implementations of RP3 may be able to support run-time updating of parameter Π such that RP3 message transmission and reception is continued uninterrupted. In downlink direction, Π will typically take negative values while it has positive values in uplink direction.

Figure 17 illustrates run time (allowed) and measurement windows of received Master Frame.




Figure 17: Run time and measurement windows of received Master Frame.

Consider any bus node that has two or more receiver ports. Parameter Δ 's at the transmitting nodes are defined so that difference in received

Master Frame timing at any pair of ports is less than or equal to duration of MAX_OFFSET bus bytes.

Figure 18 illustrates receive and transmit offsets of a Master Frame.




Figure 18: An example of Master Frame timings (downlink direction).

BTS Control and Clock block [2] is responsible of value assignment to parameters Δ and Π of all bus nodes. Figure 19 provides an example of Δ and Π value definition for a very simple intra-cabinet bus network. In the figure, there exists a bus network with three nodes. For clarity, downlink (DL) and uplink (UL) bus connections and corresponding parameter values have been drawn separately. The leftmost node exemplifies bus interface at baseband module while the rightmost node stands for bus endpoint at RF module. Combiner and distributor (C/D) node is at the middle.




Figure 19: Example of Δ and Π assignments to a bus network.

Negative Δ and Π values are applied in downlink direction in order to have the data early enough at RF module for transmission to the air (refer to timestamp definition in Section 4.4.7 and data mapping to Master Frame in Section 4.4.8 for related information). Capacity of the bus link and processing delay at RF determines the value of Π that shall be applied. Value of Π never equals to zero at RF bus node. Values of Δ and Π at C/D and baseband nodes are determined by taking into account delays over bus links as well as processing delay over C/D. For simplicity, we assume delay of 10 byte clock ticks over the C/D bus node.

In uplink direction, positive Δ and Π values are applied (refer to Sections 4.4.7 and 4.4.8 for related information). Processing delay at RF defines value of Δ at RF module. Other Δ and Π values are determined by delays over bus links and processing delay over C/D bus node.

4.2.6 Empty Message

When there is no message to transmit, i.e. no message has been received from transport layer for a given message slot, the Data link layer of the bus transmits an empty message. Data link layer at the receiver end will reject empty message and, therefore, these messages are invisible to upper protocol layers. Address '111111111111' is reserved exclusively for the empty message. Figure 20 defines the empty message. Address field contains '1' bits while rest of the message contains don't care x bits. Don't care bits can be assigned to either '1' or '0' in message transmission.




Figure 20: Empty message. The address field consists of thirteen '1' bits while rest of the message contains don't care x bits.

4.2.7 Synchronisation

Physical and Data link layers of the bus must be synchronised before actual data transfer can be started. Synchronisation algorithm can provide information to upper layers regarding the quality of a bus link.

Frequency of byte errors as well as status of frame synchronisation is constantly monitored.

Data Link Layer Synchronisation

The synchronisation algorithm is described in the format of finite state machines. Separate state machines exist for each transceiver.

Separate state machines are provided for transmitter and receiver as shown in the following subsections.

Transmitter

There are three states in the transmitter state machine: OFF, IDLE, and FRAME_TX. On reset, the state machine enters the initial OFF state. In this state, transmission from the Physical layer macro to a bus link is disabled. Thus, nothing is transmitted to the bus.

Application layer controls the transition from OFF state to IDLE state. State is changed when Application layer sets parameter TRANSMITTER_EN equal to 1 and one of the following cases is true: (1) parameter LOS_ENABLE is set equal to 0 meaning that signal LOS (Loss of Signal) from receiver state machine does not have any impact on the transmitter state, or (2) LOS_ENABLE is equal to 1 (LOS has an impact) and LOS is equal to 0 (inactive).

In IDLE state, the transmitter macro continuously transmits K28.5 IDLE based on which the receiver end can obtain sample (byte) synchronisation. Transmitter state machine always remains in state IDLE at least t micro seconds. Value of t is implementation specific and it is large enough to allow Phase Locked Loop (PLL) of the transmitter macro to settle and the interfacing receiver macro to obtain correct sample phase.

Transition from IDLE state to FRAME_TX state is done when Application layer updates (modifies) the value of parameter Δ . If the value of this parameter is not updated when the transmitter is in state IDLE, transition to state FRAME_TX is not done.

The value of the parameter Δ can only be provided in state IDLE. If there exist a need to change the value of Δ during base station run-time, the transmitter shall first be forced to OFF state, then to IDLE after which the parameter Δ can be updated.

In FRAME_TX state, transmission of the valid frame structure is performed (see Section 4.2.2). Valid messages from Application/Transport layer are transmitted as well as empty messages. Transmission of frame structure is activated within 20 ms after the updating of parameter Δ .

In Figure 21, all the states and state transitions are shown. As can be seen from the figure, HW reset or active LOS (Loss of Signal) from receiver state machine may force the state to OFF (transmission disabled).




Figure 21: State diagram of the transmitter.

Receiver

As can be seen from Figure 22, receiver state machine consists of four states: UNSYNC, WAIT_FOR_K28.7_IDLES, WAIT_FOR_FRAME_SYNC_T, and FRAME_SYNC. Two of these states, namely WAIT_FOR_K28.7_IDLES and WAIT_FOR_FRAME_SYNC_T, can be considered to form a single logical state called SYNC. The meaning of states UNSYNC, SYNC, and FRAME_SYNC is as follows:

- UNSYNC: Bus link is down. A lot of byte errors are detected.
- SYNC: Bus link is working, i.e. connection exists.
- FRAME_SYNC: Normal operational mode. Frame structure is detected and messages are received.

The receiver state machine uses two separate criteria to determine the quality of a bus link; the first one monitors the byte error rate of the link while the second one monitors the validity of the received frame structure (refer to Section 4.2.2 for a definition of the frame structure). Parameters BLOCK_SIZE, SYNC_T, UNSYNC_T, FRAME_SYNC_T, FRAME_UNSYNC_T control the state transitions.

On reset, the state machine enters the state UNSYNC. State transition to WAIT_FOR_K28.7_IDLE is done if SYNC_T consecutive blocks of bytes have been properly received. In each block, there exists BLOCK_SIZE bytes and a block is considered to be valid if all the bytes were received correctly (no 8b10b decoding errors). Otherwise, the block is considered to be invalid.

Transition from state WAIT_FOR_K28.7_IDLE back to UNSYNC is done if UNSYNC_T consecutive invalid byte blocks are received or in case of HW reset.

Master Frame boundary is indicated by a set of K28.7 IDLE bytes, i.e. it exists at the end of the block of K_MG consecutive K28.7 IDLEs.

Transition from WAIT_FOR_K28.7_IDLE to WAIT_FOR_FRAME_SYNC_T is done when K_MG (refer to Section 4.2.2 for a definition of K_MG) consecutive K28.7 idle bytes, i.e. a possible Master Frame boundary, is detected. In state WAIT_FOR_FRAME_SYNC_T as well as in state FRAME_SYNC, Master Frame timing is considered to be fixed (defined by the first set of received K28.7 IDLEs).

In WAIT_FOR_FRAME_SYNC_T state, validity of consecutive message groups (see Section 4.2.2) is studied. When FRAME_SYNC_T consecutive valid message groups are received, FRAME_SYNC state is entered. If FRAME_UNSYNC_T consecutive invalid message groups are received, state WAIT_FOR_K28.7_IDLE is entered and search for new set of K28.7 IDLEs is started immediately.

State transition from FRAME_SYNC to WAIT_FOR_K28.7_IDLE is done when FRAME_UNSYNC_T consecutive invalid message groups are received and transition from FRAME_SYNC to UNSYNC is done when UNSYNC_T consecutive invalid blocks of bytes are received.

A valid message group stands for a block of $M_MG \cdot 19 + K_MG$ bytes where the first $M_MG \cdot 19$ bytes are of type data or 8b10b decoding error. Idle codes K28.5 or K28.7 are not allowed. The last K_MG bytes must be either K28.5 or K28.7 idle bytes or a 8b10b decoding errors. Furthermore, the order of the idle bytes matters. In the first $i \cdot N_MG - 1$ Message Groups of a Master Frame, all K_MG idle bytes of the Message Group must equal to K28.5 while in the last Message Group of the Master Frame, K_MG idle codes shall equal to K28.7.

Receiver synchronisation state machine has several outputs. Current state of the receiver will be available for Application layer. An interrupt is generated from each state change. Signal LOS (Loss of Signal) is active (has value 1) in state UNSYNC while it is inactive in other states. Synchronisation block indicates also bytes that contain 8b10b decoding error as well as the location of the Master Frame boundary.




Figure 22: State diagram for the receiver.

Data Link layer shall forward messages to Transport layer only when in state FRAME_SYNC. This will prevent routing of false data from disconnected or otherwise malfunctioning receiver port.

4.2.8 Measurements

In this section, the measurements that are performed by the Data link layer are listed. Currently only timing offsets of received Master Frames with respect to baseband bus clock plus Π are measured (refer to Section 4.2.5). This measurement is optional in bus nodes that are located in Remote RF Units (see Chapter 6) while it is mandatory in other nodes.

To support bus configuration and error recovery, each bus receiver can detect the received Master Frame within a time window that spans 0-255 bytes after the reference time. Also larger measurement windows are allowed. The reference time stands for baseband bus frame clock tick plus offset Π . If the Master Frame offset is not detected during the time window, the measurement is saturated at the maximum counter value (default value is 255). The measurement is activated only in FRAME_SYNC mode (see Section 4.2.7) and the measurement is conducted once per Master Frame.

1

Table 3: Measurements performed by the Physical layer.

Measurement	Register width	Description
Received Master Frame offset	8 bits (default value), positive integer (no sign bit). Wider registers, e.g. time windows, are allowed.	Provided for each receiver separately. Master Frame offset from reference time, i.e. baseband bus frame clock tick plus Π . Value is given in byte-clock ticks. Measurement value is saturated at the maximum counter value (255 is the default value) if Master Frame boundary is not detected. Valid range of values for Master Frame boundary measurement is 0-MAX_OFFSET. Out of range error is indicated (see Section 4.2.5).

2 4.3 Transport Layer

3 Transport layer consists of message router, multiplexer, demultiplexer
4 and summing units. Transport layer is responsible for the end-to-end
5 delivery of messages. All routing of messages is performed at Transport
6 layer. Based on the address of each message, bus nodes forward
7 received messages to destination nodes. Local routing is applied, i.e.
8 each bus node knows only its own output port(s) into which a message
9 needs to be transmitted. Nodes do not have visibility to the entire
10 message paths. These paths are defined by a bus control entity, Bus
11 manager, when booting up the bus.

12 The address field, which is used to route the data to its destination
13 point, occupies the first 13 bits of the message. The remaining part of
14 the message, including type, timestamp, and payload, is passed
15 transparently by the Transport Layer.

16 4.3.1 Overview of Transport Layer

17 In general, communication networks consist of bi-directional links (or
18 unidirectional links in opposite directions) that connect nodes. In each
19 node, the same routing algorithm is applied to all received messages. In
20 an alternative approach, a bi-directional network is separated into two
21 unidirectional networks that operate independently. When messages
22 need to be transferred between these unidirectional networks, they
23 must go across Application layer. Physical and Transport layers of the
24 two networks operate independently. In a hybrid network concept,
25 received messages in all bus nodes are divided into two groups and
26 separate routing algorithms are applied to these groups. Messages may
27 be classified, e.g., based on the direction of the received messages.

The proposed bus protocol can be used in all above-mentioned network concepts. The hybrid approach is proposed with downlink and uplink networks, and separate routing tables are used for uplink and downlink messages.

Figure 23 illustrates Transport layer with a common message router for all received messages. External interfaces of Transport layer are shown including ports between Application and Transport layers as well as between Transport and Data link/Physical layers. All messages between protocol layers are transferred over these ports.




Figure 23: Transport layer with a common message router for all received messages.

When a bus node receives a message from another node, the message is first received by a transceiver at Physical and Data link layers. Then the message is sent to Transport layer, which determines the output transceiver with the help of a routing table. Assuming that transceiver at the Data link/Physical layer is targeted, the message is forwarded back to Data link layer for transmission to the next node. If the payload of the message is processed in the bus node, Transport layer will forward the message to Application layer based on the address of the message. Application layer may send the message back to the bus after processing.

Transport layer operates in a similar manner for all received messages whether they are received from Data link/Physical or from Application layers.

Figure 24 presents functional blocks of Transport layer where a dedicated message router is used for downlink and uplink messages. Application layer must indicate through parameters which transceivers, especially receiver ports of transceivers, are connected to downlink message router and which use the uplink router. Note that both message routers can forward messages to the transmitter port of any transceiver.




Figure 24: Transport layer with dedicated downlink and uplink message routers. Also message multiplexer, demultiplexer, and summing unit is shown.

Message multiplexer performs parallel to serial conversion of messages, i.e. it time interleaves messages from two or more input RP3 links into an output RP3 link. Message demultiplexer performs the opposite operation to message multiplexer.

The summing unit, which is located in front of each transmitter port of a transceiver, adds together payloads of messages. Summing is performed when more than one message should be transmitted simultaneously to the output port.

Physical and Data link layers, as well as message router and summing unit at Transport layer, operate as fast as possible, i.e. messages are not buffered. Thus, message slot is never altered by these functional blocks. Message multiplexer and demultiplexer may perform line rate conversions due to which they may need to have buffers of length few messages.

In the following sections, all functional blocks of the transport layer are described in detail.

4.3.2 Message Format – Address Field

The address controls the routing of each message. In downlink direction, i.e. from baseband to RF, all message transfers are point-to-point, and the address identifies the target node. Both multicasting (point-to-multipoint) and point-to-point message transfers are applied in uplink direction, i.e. from RF to baseband. Uplink antenna sample data as well as some measurement results may require multicasting; all other message transmissions in uplink direction are typically point-to-point.

In networks where bus nodes apply the same routing algorithm to all received messages, each multicast address must be unique. This is undesirable because address space is consumed. When separate routing algorithms are applied for downlink and uplink messages, source node address of the message can be used as the multicast address. This concept shall be used.

The address field is divided into two sub-addresses, the node address and the sub-node address as illustrated in Figure 25.




Figure 25: Address sub-fields.

Node and sub-node address fields are used in a hierarchical addressing scheme where the node field is used to uniquely address a specific bus node, i.e. baseband design block, and the sub-node address is used to identify the specific module within the design block. The node address size of 8 bits allows 256 baseband design blocks to be addressed, with up to 32 modules addressed with the 5 bits of sub-node address.

Node address does not necessarily stand for the address of a physical device such as ASIC (Application Specific Integrated Circuit). A device may have one or more node addresses and the nodes may have varying number of active sub-node addresses. For example, in an ASIC that holds both modulator (up conversion) and channelizer (down conversion) design blocks, the blocks typically have separate node addresses.

The general control block of a node, if applicable, is typically addressed using sub-node address 00000.

Reserved addresses

Address '00000000xxxx', where 'x' stands for either '0' or '1' bit, is reserved for initial booting of the bus network. Thus, node address '00000000' can be used only as default boot up address. It cannot be assigned permanently to any node.

Address '111111111111' (1FFFh) is reserved for the empty message. Therefore, physical layer will delete all received messages with an all-ones address. However, addresses '1111111100000'-'1111111111110' (1FE0h-1FFEh) can be used, i.e. node address '11111111' (FFh) is valid.

4.3.3 Message Router

Figure 26 illustrates the functionality of the message router. The 13 bit input address of a message is first processed by a mapping unit which typically selects only a subset of the input bits. For example, the node address may only be selected. Refer to Section 7.1.3 for a description of the input parameters of the mapping unit. The transformed address is then used as an index to a routing table, which contains indices of the transceivers into which the message must be transmitted. Note that Message Router shall not change the content of any message. The transformed address is just a temporary parameter used by the router.




Figure 26: Functionality of message router.

An example of a routing table is given below. In the table, there is a bit vector (row) that corresponds to each transformed address. In the example, two bits wide transformed address is used. Length of the bit vector equals to the number of transceivers that exist in the node. Bit '1' means that the message must be forwarded to the corresponding transceiver while '0' prohibits message transmission. Least Significant Bit (LSB) of the bit vector stands for transceiver of Index 0.

As an example, consider a message with transformed address 10 (2 in decimal number). This message is transmitted by transceivers having indices 1 and 2.

Table 4: An example of a table.

Transformed Address (input)	Transceivers (output)
00	(MSB) 000001 (LSB)
01	000010
10	000110
11	100001

4.3.4 Message Multiplexer and Demultiplexer

Message multiplexer performs time interleaving of messages from N , $N > 1$, input RP3 links to a single output RP3 link as illustrated in Figure 27. The multiplexer shall forward messages from the input links to the output link such that valid RP3 Message Group and Master Frame formats exist at the output link. The mapping algorithm used by the multiplexer shall remain the same for all time and it is set up at bus configuration time. The definition of the frame structure in Section 4.2.2 suggests the use of a round robin algorithm in message multiplexing.

The message multiplexer shall repeatedly perform a re-arrangement of messages from the input links to the output link over a time period that corresponds to the duration of a single message at 768Mbps line rate. Thus, messages from input links k , $0 \leq k < N$, with message slot indices $M_k * i + j_k$ shall be forwarded to messages slots $M_{out} * i + j_{out}$ at the output link, where the line rate of input link k equals to $M_k * 768\text{Mbps}$, the line rate of output link equals to $M_{out} * 768\text{Mbps}$, $M_k \in \{1, 2, 4\}$, $j_k = \{0, \dots, M_k - 1\}$, $M_{out} \in \{1, 2, 4\}$, and $j_{out} = \{0, \dots, M_{out} - 1\}$. Index i , $0 \leq i < N_MG * M_MG$, runs over all message slots of a Master Frame at 768Mbps line rate. All or only a subset of the available input messages are forwarded to the output.

The order according to which messages are mapped from input links to output link can be defined in a format of a multiplexing table. This table, which is actually a vector, consist of M_{out} elements $E_0, \dots, E_{M_{out}-1}$ each $E_{i_{out}} = (D, k, j_k)$ defining an input link and message slot from which the message is copied to the corresponding output message slot j_{out} . Parameter D is set equal to '1' when no input message is copied to that position, i.e. an empty message will be transmitted. Otherwise, $D = '0'$.

Table 5 - Table 8 define mandatory multiplexing algorithms for a set of multiplexing configurations using the format of multiplexing tables.

Table 5: Multiplexing table for the case where all messages from four 768Mbps links are multiplexed to a single 3072Mbps link.

Output position (information only)	Input position, i.e. $E_{i_{out}} = (D, k, j_k)$
0	0, 0, 0
1	0, 1, 0
2	0, 2, 0
3	0, 3, 0

Table 6: Multiplexing table for the case where all messages from two 1536Mbps links are multiplexed to a single 3072Mbps link.

Output position (information only)	Input position, i.e. $E_{i_{out}} = (D, k, j_k)$
0	0, 0, 0
1	0, 1, 0
2	0, 0, 1
3	0, 1, 1

Table 7: Multiplexing table for the case where all messages from one 1536Mbps link and two 768Mbps links are multiplexed to a single 3072Mbps link.

Output position (information only)	Input position, i.e. $E_{i_{out}} = (D, k, j_k)$
0	0, 0, 0
1	0, 1, 0
2	0, 0, 1
3	0, 2, 0

Table 8: Multiplexing table for the case where all messages from two 768Mbps link are multiplexed to a single 1536Mbps link.

Output position (information only)	Input position, i.e. $E_{i_{out}} = (D, k, j_k)$
0	0, 0, 0
1	0, 1, 0

Table 9 illustrates a case where messages from three 768Mbps links are multiplexed into a 3072Mbps link.

Table 9: Multiplexing table for the case where all messages from three 768Mbps links are multiplexed to a single 3072Mbps link.

Output position (information only)	Input position, i.e. $E_{i_{out}} = (D, k, j_k)$
0	0, 0, 0
1	0, 1, 0
2	0, 2, 0
3	1, 0, 0

The message demultiplexer performs an inverse operation to the multiplexer, i.e. the output link in the above equations is considered as the input link and input links become output links.



Figure 27: Illustration of message multiplexer.

4.3.5 Summing Unit

Summing unit is located in front of each transceiver, the transmitter port, and all transmitted messages pass through it. When a single message per message slot is to be transmitted, Summing unit forwards the message unaltered to the transceiver. In other words, summing unit will not examine the contents of the message. When two or more messages are targeted to the same message slot and transceiver, Summing unit generates a single output message from the input messages as follows. Header for the output message is copied from one of the input messages. Headers of the input messages should be equal, so any of the messages can be selected. An error is indicated to

Figure 28 illustrates functionality of the Summing unit. In this example, three input messages are shown but K input messages need to be supported.




Figure 28: Functionality of Summing unit. Type check of input messages is not shown.

4.4 Application Layer

Application layer represents the user of the protocol and it maps different types of control and data into the payload. The application layer is also responsible for the insertion of the message header: address, type, and timestamp fields.

From bus protocol point of view, Application layer is divided into two parts: air interface applications and bus functions. Major portion of Application layer consist of air interface applications, which are isolated from the bus by "Bus Interface" part. The Bus Interface contains functions that prepare data for transmission over the bus. Also transmission and reception of messages is included. In this section, Bus Interface functionality is described.

4.4.1 Addressing

Application layer will generate message packets with the multicast or point-to-point address in the address field. Refer to Section 4.3.2 for details.

4.4.2 Paths

All data transfers over the bus are performed over paths. Path concept is introduced in order to decouple air interface applications from bus protocol and also to formalise bus configuration process.

A path consists of a set of bus links and message slots that are reserved for data transmission. Bus links connect the source and target nodes together and they are defined by the routing tables. Depending on the bandwidth needed for data communication, an appropriate number of message slots per Master Frame are reserved for the path. Bus manager will provide exact definitions of all paths through the bus. Paths are defined so that message collisions do not exist.

Paths are fixed, i.e. message transfer between any two nodes is always done over the same bus links using pre-specified message slots. Paths are defined before bus initialisation, i.e. message transfers over the bus are deterministic. In case of run-time BTS reconfiguration, paths may need to be modified, added or deleted. Transport layer supports run-time modification of routing tables with minimal corruption of messages. Bus nodes also support run-time modification of message transmission rules but this may be service affecting.

The path taken by a message is determined by the address in the message and the routing tables set up in the bus nodes by the Bus manager.




Figure 29: Arbitrary bus configuration with two paths. Message slots are not shown.

4.4.3 Message Transmission Rules

For each path, Bus manager provides detailed rules for message transmission. Rules for paths utilizing data and control message slots are provided separately. As stated in Section 4.2.3, Data Link layer of the bus provides counter values for data and control message slots. Transmission of messages is done with respect to these counters.

There exist two layers of message transmission rules. The rules of the lower layer utilize modulo computation over message slot counters to define RP3 virtual links and their use is mandatory. The rules of the higher layer, which are optional, define paths within RP3 virtual links utilizing bit maps. When the higher layer rules are not used, RP3 virtual links equal to paths.

At the lower layer, message slots for each RP3 virtual link are specified by the pair of numbers (I (Index), M (modulo)) such that equation $MessageSlotCounter \text{ modulo } M = I$ holds. In case of a path using data message slots, $MessageSlotCounter$ runs from 0 up to $(i*(M_MG-1)*N_MG)-1$ while it takes values from 0 up to $(i*N_MG)-1$ in case of control message slots.

As an example, consider transmission of WCDMA data over RP3. For WCDMA, as well as for CDMA, message transmission rules of the lower layer are only used. Assume that a message transmission rule (1, 4) has been provided to a path which uses data message slots, i.e. the Index is equal to 1 while the modulo is 4. This rule states that the node can transmit messages to data message slots having indices 1, 5, 9, 13, 17, ...

At the higher layer, Dual Bit Map concept is applied where two bit maps with maximum lengths of 80 bits (Bit Map 1) and 48 bits (Bit Map 2) are used. The actual lengths of the bit maps are indicated by parameters $Bit_Map_1_Size$ and $Bit_Map_2_Size$. The first bit map Bit_Map_1 is applied $Bit_Map_1_Mult$ times after which the second bit map Bit_Map_2 is used once. The procedure then repeats and reuses the first bit map $Bit_Map_1_Mult$ times. A parameter X specifies the number of antenna-carriers that fits into an RP3 virtual link. Refer to Table 10 for the definition of all parameters of the dual bit map method.

The Dual Bit Map algorithm is the following. Select a unique index J for all the X signals (antenna-carriers) that are being transmitted such that $0 < J \leq X$ holds. Start reading the bit map, Bit_Map_1 , from the most significant bit. If the bit equals to 0, X consecutive message slots from the RP3 virtual channel are available for data transmission. Send one message worth of data from each of the X signals (antenna-carriers) in the order specified by indices J . If the value of the bit is 1, $X+1$ consecutive message slots from the RP3 virtual channel are available for data transmission from which X first ones are used for the X antenna-carriers, message mapping done in the order indicated by indices J , while the last slot of the message block is used to transfer

other messages, e.g. Ethernet or Empty messages. The algorithm continues by repeating the above procedure for the next bit of the bit map.

Currently, parameters of the Dual Bit Map algorithm are defined only for 802.16 data in Appendix 0. Use of these higher layer rules for 802.16 is mandatory in downlink direction when the Summing Unit (see Section 4.3.5) is activated for type 802.16 (see Table 11). In uplink direction, use of these rules is optional. Lower layer rules, i.e. the modulo rules, are mandatory both in downlink and uplink directions.

Table 10: Definition of the parameters of the dual bit map concept.

Parameter	Definition
X	The maximum number of antenna-carriers that will fit into a given virtual RP3 link
Bit_Map_1_Mult	Number of times the first bit map is repeated
Bit_Map_1	Value of the first Bit Map in hexadecimal number. The Bit Map is read starting from the leftmost (MSB) bit.
Bit_Map_1_Size	Size of the first Bit Map (number of bits)
Bit_Map_2	Value of the second Bit Map in hexadecimal number. The bit Map is read starting from the leftmost (MSB) bit.
Bit_Map_2_Size	Size of the second Bit Map (number of Bits)

Figure 30 illustrates 802.16 data transmission into RP3 virtual link using the Dual Bit Map algorithm. Three OFDMA antenna-carriers with 8.75MHz channel bandwidth are mapped into RP3 link. In this example, we assume that the whole RP3 link with 1536 Mbps line rate is allocated for 802.16 data, i.e. the RP3 virtual channel is specified by parameters (0 (index), 1 (modulo)).

At node initialisation, the Bus manager will provide message transmission rules for the end nodes of the bus. Updated rules are provided during run-time if needed; for example, in case of BTS reconfiguration.




Figure 30: Illustration of 802.16 data transmission into RP3 link using Dual Bit Map algorithm.

4.4.4 Bus Manager

Bus Manager is responsible for the configuration of the bus. Bus Manager is typically located at Control and Clock Module (CCM) and it is a function of the BTS Resource Manager. When the configuration for the BTS modules is known (the number of antennas and carriers etc), the Bus Manager configures the bus accordingly.

4.4.5 Buffering Requirements

Physical, Data link, and Transport layers of the bus perform minimal buffering, i.e. they process messages immediately when received. Buffers having size of few bytes exist at the Data link layer in order to compensate for propagation delays (see Sections 4.2.4 and 4.2.5).

At Application layer, messages need to be buffered because the bus will serialise messages and data. Consider e.g. WCDMA application where data from parallel sources, such as digitised samples from antennas, are transmitted over the bus in consecutive messages. Buffers are needed both in the transmitter and receiver ends in order to slice the continuous data stream into discrete messages and vice versa. At maximum, a double buffering scheme is used in WCDMA with four chips of data per buffer. The same double buffering concept is used

also for CDMA data. A buffer of size six messages is required for each 802.16 signal (antenna-carrier) in order to compensate the jitter caused by message transmission (refer to Section 4.4.3 for the definition of message transmission rules). In GSM/EDGE applications, entire time slot bursts are typically buffered at Application layer and, therefore, serialisation of data on the bus has minor impact.

4.4.6 Message Format – TYPE Field

Application layer is responsible for defining the type of the message. The TYPE field identifies the content of payload data. The following table presents the possible payload types.

Table 11: Content of type field.

Payload data type	Content of Type field
Control	00000
Measurement	00001
WCDMA/FDD	00010
WCDMA/TDD	00011
GSM/EDGE	00100
TETRA	00101
CDMA2000	00110
WLAN	00111
LOOPBACK	01000
Frame clock burst	01001
Ethernet	01010
RTT message	01011
802.16	01100
Virtual HW reset	01101
Currently not in use	01110-11111

Most of the TYPE values presented above are self-explanatory. LOOPBACK messages are used to monitor link integrity.

4.4.7 Message Format – TIMESTAMP Field

The timestamp field relates the payload data to a specific time instant.

Consider a block of WCDMA or CDMA2000 antenna samples that exist in the payload of a message. In uplink direction, time stamp identifies the time instance when the last sample of the message was available at the output of the channelizer block (down converter, FIR filter). In downlink direction, time stamp defines the time instant when the first sample of the payload must be inserted into the modulator (up converter, FIR filter). Reference time is the WCDMA or CDMA2000 frame clock of the BTS.

The WCDMA time stamp is calculated as

$$TIMESTAMP = (CHIP\ NUMBER\ IN\ SLOT / 4) \text{ MOD } 64$$

where CHIP NUMBER IN SLOT stands for the chip Index of a WCDMA time slot. In UL and DL directions, CHIP NUMBER denotes the time Index of the last and first chip (sample) of the message, respectively.

In WCDMA, there exist 100 frames per second and each frame contains 15 time slots. Altogether, there exist 1500 time slots per second while every time slot consists of 2560 chips indicating that CHIP NUMBER IN SLOT takes values between 0 and 2559.

Computation of CDMA2000 time stamp is done analogously to WCDMA time stamp computation, i.e. $TIMESTAMP = (CHIP\ NUMBER\ IN\ SLOT / 4) \text{ MOD } 64$.

Time stamp computation for 802.16 applies modulo over I&Q sample index, i.e. $TIMESTAMP = (SAMPLE\ NUMBER\ IN\ FRAME / 4) \text{ MOD } 64$. For GSM/EDGE in downlink direction, the most significant bit of the timestamp is used to identify the first packet in the timeslot, with a logic '1' identifying the first, with subsequent packets set to a logic '0'. The remaining 5 LSBs of the timestamp represent a count reflecting the packet number with reference to the first packet in the timeslot. The count will wrap-around, but the MSB provides a unique identification of the first packet. Therefore, time stamps of messages containing first samples of a time slot are 100000, 000001, 000010, 000011, 000100, etc.

In the GSM/EDGE uplink direction, the same concept as that of the downlink direction is applied with one exception. The MSB is equal to '1' during the four first messages of a time slot.

4.4.8 Message Format – PAYLOAD Field

The payload represents the content of the message with the type field defining whether the payload contains control, measurement, antenna sample, or some other data. The payload size is fixed at 16 bytes and, from Physical and Transport layer point of view, is considered to be always full. It is the responsibility of Application layer to map data to the payload.

The following sections detail how Application layer maps data into the payload for the different data types. It is intended that data packets are only sent when there is sufficient data to fill them as defined in the following. The only exception is the last packet of the timeslot in GSM/EDGE mode where full amount of data may not be contained.

4.4.8.1 WCDMA Downlink Data Mapping

The WCDMA downlink data stream has a chip rate of 3.84 Mcps with an I&Q data format each of 16 bits giving 4 bytes per chip. This allows 4 consecutive chips of a single WCDMA signal (antenna-carrier) to be mapped into the payload as illustrated below. Two's complement code is used to represent both I and Q sample values.




Figure 31: WCDMA DL Payload Mapping.

In case of WCDMA, the first chip of a radio frame (chip Index is 0) is always mapped to the first data message of a Master Frame (refer to Section 4.2.2 for a recommended WCDMA Master Frame definition). The first available data message slot of a Master Frame for a given WCDMA signal is defined by index I of message transmission rule (I, X) (see Section 4.4.3).

4.4.8.2 WCDMA Uplink Data Mapping

The WCDMA uplink data stream has a sample rate of 7.68 Msps (two times the chip rate), with an I&Q data format each of 8 bits giving 2 bytes per sample. This allows 8 consecutive samples (four chips) of a single WCDMA signal (antenna-carrier) to be mapped into the payload as illustrated below. As in case of downlink data transfer, two's complement code is used and the most significant bit of a sample (both I and Q) is transmitted first (refer to Figure 11).




Figure 32: WCDMA UL Payload Mapping.

The first chip of a radio frame is always mapped to the first data message of a Master frame from the corresponding WCDMA frame.

4.4.8.3 GSM/EDGE Uplink Data Mapping

The GSM/EDGE uplink data stream has a sample rate of 541.667Ksps (two times the symbol rate), with an I&Q data format each of 12 bits mantissa and a 4 bit shared exponent, giving 28 bits per sample.

A GSM/EDGE timeslot contains 156.25 symbols. Three out of every four timeslots will contain 156 symbols worth, with every 4th containing 157. Given the 2x sample rate, this equals to 312 or 314 samples. The samples are 28 bits long and are fully packed into payloads due to which 69 messages are required to send a timeslot worth of data. The final packet will be partially filled containing either 4 bytes or 11 bytes worth of data.

The final packet will contain a Sample Count Indicator (SCI) (one bit) allowing the number of valid bytes in the final message to be identified. Bit value '0' indicates 312 samples per burst while '1' denotes 314. In addition, other time slot related information may be contained within the final packet. All this information will be packed into 28 bits and will reside in the packet as if it were sample 315, as illustrated in the figure below.

When extracting the data, the receiver should assume that every timeslot has 315 samples within it. The baseband processing block should first read sample 315 to determine how many valid samples are within the buffer.

Figure 33 summarises GSM/EDGE uplink data mapping.




Figure 33: GSM/EDGE UL Payload Mapping.

4.4.8.4 GSM/EDGE Downlink Data Mapping

GSM/EDGE downlink data is transmitted to the RF as hard bits where it is modulated by the modulator (up converter) design block. Baseband processing block will transmit 468 data bits per timeslot per carrier per TX antenna. The 468 bits are derived from 3×156 , with the final symbol transmitted for 1.25 symbol periods giving the 156.25 symbols per timeslot.

In addition to the raw data bits, it is necessary to send carrier, power control, and phase/gain information.

In downlink, a time slot data burst to a modulator is partitioned into 8 physical layer messages: 4 messages for the burst data, 1 (original) + 1 (copy) messages for carrier control information and 1 (original) + 1 (copy) messages for power control information. The associated control is packed into control messages in order to protect the data by CRC check. Furthermore, in order to protect the control against bit errors, control messages are sent twice over the bus. If CRC of the first associated control message indicates bit error, the receiver decodes the second, copy message. If both messages have CRC failures, Application layer is responsible for error handling.

Typically, respective channelizer (down converter) in the uplink direction needs also to have the associated control information. Therefore, after sending GSM/EDGE downlink burst to modulator, baseband processing block sends 1 (original) + 1 (copy) frequency control and 1 (original) + 1 (copy) Gain Control messages to channelizer (down converter). Figure 34 and Figure 35 illustrate transmission of a GSM/EDGE burst.




Figure 34: GSM/EDGE downlink burst for a modulator block.




Figure 35: GSM/EDGE associated control information for a channelizer block.

4.4.8.5 CDMA2000 Downlink Data Mapping

The CDMA2000 downlink data stream has a chip rate of 1.2288 Mcps with an I&Q data format each of 16 bits giving 4 bytes per chip. This allows 4 consecutive chips of a single CDMA signal (antenna-carrier) to be mapped into the payload as illustrated below. Two's complement code is used to represent both I and Q sample values.

In case of CDMA2000, the first chip of a radio frame (chip Index is 0) is always mapped to the first data message of a Master Frame (refer to Section 4.2.2 for a recommended CDMA Master Frame definition). The first available data message slot of a Master Frame for a given CDMA signal is defined by index I of message transmission rule (I, X) (see Section 4.4.3).




Figure 36: CDMA2000 DL Payload Mapping.

4.4.8.6 CDMA2000 Uplink Data Mapping

The CDMA2000 uplink data stream has a sample rate of 2.4576 Msps (two times the chip rate), with an I&Q data format each of 8 bits giving 2 bytes per sample. This allows 8 consecutive samples (four chips) of a single CDMA2000 signal (antenna-carrier) to be mapped into the payload as illustrated below. As in case of downlink data transfer, two's complement code is used and the most significant bit of a sample (both I and Q) is transmitted first (refer to Figure 11).




Figure 37: CDMA2000 UL Payload Mapping.

The first chip of a radio frame is always mapped to the first data message of a Master frame from the corresponding CDMA2000 frame.

4.4.8.7 802.16 Downlink and Uplink Data Mapping

RP3 protocol supports data transfer of several 802.16 profiles, each with a specific sampling rate and multiple access method, as defined in Appendix D. For each profile, the same sampling rate is applied for both downlink and uplink data streams and no oversampling is applied, i.e. antenna-carrier data is transferred over RP3 link using symbol rates defined in Appendix D. Each I&Q sample consists of four bytes which allows four consecutive I&Q samples of a single 802.16 signal

(antenna-carrier) to be mapped into the payload as illustrated below. Sixteen bit two's complement code is used for I and Q sample values and the most significant bit of a sample (both I and Q) is transmitted first (refer to Figure 11).




Figure 38: 802.16 downlink and uplink payload mapping.

4.4.9 Control and Measurement Data Mapping

Control and measurement messages, as identified by the CONTROL and MEASUREMENT type fields, use the payload to transport control and measurement information. A higher layer protocol is required within the payload to provide error detection. The following details two options for implementing the control and measurement signalling protocols.

4.4.9.1 Generic Control Message

Generic control message is illustrated in Table 12 and Figure 39 below, where the control message format consists of two payload fields: the message data and the 16 bit CRC. The timestamp field contains the value '000000' identifying this control message type.

The most significant bit of each message field is transmitted first (refer to Figure 11).




Figure 39: Generic control message.

Table 12: Content of generic control message.

Field	Value
Address	Any valid address
Type	00000 (control)
Timestamp	000000
Data, 14 bytes	Any content
CRC check, 16 bits	CRC check sum computed over the header and payload

4.4.9.2 Control Message for Air Interface Synchronized Operations


Some control operations over the RP3/RP3-01 may need to be synchronized to a specific air interface frame. For these applications, a specific control message format is introduced as defined in Table 13 and Figure 40 below. The timestamp field contains the value '000001' identifying this control message type.

Table 13: Content of air interface synchronized control message.

Field	Value
Address	Any valid address
Type	00000 (control)
Timestamp	000001
Control subtype, 1 byte	Any content
Frame number, 1 byte	Least significant four bits of this byte are least significant bits of air frame number. Four most significant bits are set equal to '0000'.
Frame sample number, 3 bytes	Sample number within designated frame number to mark timing of control information.
Data, 9 bytes	Any content
CRC check, 16 bits	CRC check sum computed over the header and payload

A 24 bit sample counter, which counts samples over an air interface frame and resets at start of frame, is applied with the air interface synchronized control messages.

1 The most significant bit of each message field is transmitted first
2 (refer to Figure 11).



3
4 *Figure 40: Air interface synchronized control message.*

5

6 **4.4.9.3 CRC Computation**

7 For both control message options defined above, the CRC is applied to
8 the address, type, and timestamp fields of the message header as well
9 as to the actual payload data. In total, 136 bits (17 bytes) are CRC
10 protected. Generator polynomial $X^{16}+X^{12}+X^5+1$ is used with the high bit
11 transmitted first. Initially, all CRC shift register elements are set equal to
12 logical zero. Each control message enters the CRC shift register MSB
13 first, i.e. leftmost bit of the message first (see Figure 40).

14 **4.4.9.4 Measurement Data Mapping**

15 The RP3 interface facilitates the support and implementation of generic
16 measurements and air interface synchronized measurements.
17 Measurement messages use the same field format as the control
18 messages with the Type field set to '00001' (Measurement). Thus, two
19 options exist as defined in Section 4.4.9.1 and Section 4.4.9.2.

5 Electrical Specifications

This sub-section defines the electrical specifications for the RP3 physical layer.

5.1 Overview

AC electrical specifications are given for both transmitter and receiver. A single transmitter and a single receiver are specified for Baud Frequencies of 768, 1536, and 3072 MBaud.

The transmitter specification uses voltage swings that are capable of driving signals across RP3 compliant interconnect. Three RP3 compliant interconnects are defined.

To ensure interoperability between components operating from different supply voltages or implemented in different technologies, AC coupling must be used at the receiver input.

5.1.1 Explanatory Note on Electrical Specifications

The parameters for the AC electrical specifications are guided by the XAUI electrical interface specified in Clause 47 of IEEE 802.3ae-2002 [3]. The goal of this standard is that electrical designs for RP3 can reuse electrical designs for XAUI, suitably modified for applications at the RP3-specific baud intervals described herein.

For RP3 compliance testing, a receiver compliance mask and three compliant interconnects are defined. A transmit compliance mask is not defined. Transmit compliance is verified by connecting a transmitter to a compliant interconnect and measuring the signal at the end of the channel. If the measured signal meets the minimum receiver compliance mask, the transmitter is deemed compliant.

5.1.2 Equalization

With the use of high-speed serial links, the interconnect media will cause degradation of the signal at the receiver. Effects such as Inter-Symbol Interference (ISI) or data dependent jitter are produced. This

loss can be large enough to degrade the eye opening at the receiver beyond what is allowed in the specification. To negate a portion of these effects, transmit and/or receive equalization can be used.

5.1.3 Compliance Interconnect

Three RP3 compliant interconnects are defined¹:

- TYPE 1: A low loss interconnect definition specified in Section 5.4.1. This interconnect shall be applied to 768 and 1536 Mbaud line rates.
- TYPE 2: A worst case, higher loss interconnect definition specified in Section 5.4.2. This interconnect shall be applied to 768 and 1536 Mbaud line rates.
- TYPE 3: A low loss interconnect definition specified in Section 5.4.3. This interconnect shall be applied to 768, 1536, and 3072 Mbaud line rates.

Background information on TYPE1, TYPE2, and TYPE 3 interconnects is provided in Appendix E.

5.2 Receiver Characteristics

The RP3 receiver electrical and timing characteristics are specified in the text and tables of this section. The RP3 receiver characteristics are summarized in Table 14, Table 15, and Table 16.

5.2.1 AC Coupling

The receiver shall be AC coupled to allow for maximum interoperability between components. AC coupling is considered part of the receiver for purposes of this specification unless explicitly stated otherwise.

¹ Standard FR4 material was used as a reference when deriving the 3072 Mbaud channel model and this worst case model shall be applied both to backplane and front access cases.

Reference Point 3 Specification

1

Table 14: Receiver Characteristics – 768 MBaud

Parameter	Value	Units	Notes
Bit rate	768	MBaud	+/- 100 ppm
Unit interval (nominal)	1302	pS	
Receiver coupling	AC		
Return loss			
Differential	10	dB	Measured relative to 100 Ohm differential and 25 Ohm common mode
Common mode	6	dB	
Jitter amplitude tolerance			Specifications include all but 10^{-15} of the jitter population.
Minimum deterministic	0.37	UI p-p	
Minimum deterministic plus random	0.55	UI p-p	
Minimum total	0.65	UI p-p	

2

Table 15: Receiver Characteristics – 1536 MBaud

Parameter	Value	Units	Notes
Bit rate	1536	MBaud	+/- 100 ppm
Unit interval (nominal)	651	pS	
Receiver coupling	AC		
Return loss			
Differential	10	dB	Measured relative to 100 Ohm differential and 25 Ohm common mode
Common mode	6	dB	
Jitter amplitude tolerance			Specifications include all but 10^{-15} of the jitter population.
Minimum deterministic	0.37	UI p-p	
Minimum deterministic plus random	0.55	UI p-p	
Minimum total	0.65	UI p-p	

3

Table 16: Receiver Characteristics – 3072 MBaud

Parameter	Value	Units	Notes
Bit rate	3072	MBaud	+/- 100 ppm
Unit interval (nominal)	326	pS	
Receiver coupling	AC		
Return loss			
Differential	10	dB	Measured relative to 100 Ohm differential and 25 Ohm common mode
Common mode	6	dB	
Jitter amplitude tolerance			Specifications include all but 10^{-15} of the jitter population.
Minimum deterministic	0.37	UI p-p	
Minimum deterministic plus random	0.55	UI p-p	
Minimum total	0.65	UI p-p	

5.2.2 Input Impedance

Receiver input impedance shall result in a differential return loss better than 10 dB and a common mode return loss better than 6 dB from 100 MHz to (0.8 x Baud Frequency). Receiver input impedance shall be measured at the module interface. AC coupling components are included in this requirement. The reference impedance for return loss measurements is 100 Ohm resistive for differential return loss and 25 Ohm resistive for common mode.

5.2.3 Receiver Compliance Mask

The RP3 receiver shall comply with the eye mask specified in Table 17 and Figure 41.

The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a load as defined in Section 5.3.1.




Figure 41: Receiver Compliance Mask

Note: The Receiver Compliance Mask with the values from Table 17 does not include the Sinusoidal Jitter SJ. SJ is added in the Receiver Jitter Tolerance test.

Table 17: Receiver Compliance Mask Parameters

Parameter	Value	Units
X1	0.275	UI
X2	0.5	UI
A1	100	mV
A2	800	mV

5.2.4 Jitter Tolerance

The RP3 receiver shall have a peak-to-peak total jitter amplitude tolerance of 0.65 UI. This total jitter is composed of three components: deterministic jitter, random jitter and an additional sinusoidal jitter. The jitter specifications include all but 10^{-15} of the jitter population.

Tolerance to deterministic jitter shall be at least 0.37 UI p-p. Tolerance to the sum of deterministic and random jitter shall be at least 0.55 UI p-p. The receiver shall tolerate an additional sinusoidal jitter with any frequency and amplitude defined by the mask of Figure 42 and the values of Table 18. This additional component is included to ensure margin for low-frequency jitter, wander, noise, crosstalk and other variable system effects.




Figure 42: Sinusoidal Jitter Mask

5.2.5 Bit Error Ratio (BER)

The receiver shall operate with a BER of better than 1×10^{-15} in the presence of an input signal as defined in Section 5.2.3.

1 *Table 18: Sinusoidal Jitter Mask Values*

Baud Frequency (MBaud)	f_1 (kHz)	f_2 (kHz)
768	5.4	460.8
1536	10.9	921.6
3072	21.8	1843.2

2 **5.3 Transmitter Characteristics**

3 The RP3 transmitter electrical and timing characteristics are specified in
 4 the text and tables of this section. The RP3 transmitter characteristics
 5 are summarized in Table 19, Table 20 and Table 21.

6 *Table 19: Transmitter Characteristics – 768 MBaud*

Parameter	Value	Units	Notes
Bit rate	768	MBaud	+/- 100 ppm
Unit interval (nominal)	1302	pS	
Differential amplitude			
Maximum	1600	mV _{p-p}	
Minimum	400	mV _{p-p}	
Absolute output voltage limits			
Maximum	2.3	V	
Minimum	-0.4	V	
Differential output return loss	See Equation in Section 5.3.3		
Output jitter			Specifications include all but 10^{-15} of the jitter population.
Maximum deterministic jitter (J_D)	0.17	UI	
Maximum total jitter (JT)	0.35	UI	

7

1

Table 20: Transmitter Characteristics – 1536 MBaud

Parameter	Value	Units	Notes
Bit rate	1536	MBaud	+/- 100 ppm
Unit interval (nominal)	651	pS	
Differential amplitude			
Maximum	1600	mV _{p-p}	
Minimum	400	mV _{p-p}	
Absolute output voltage limits			
Maximum	2.3	V	
Minimum	-0.4	V	
Differential output return loss	See Equation in Section 5.3.3		
Output jitter			Specifications include all but 10 ⁻¹⁵ of the jitter population.
Maximum deterministic jitter (J _D)	0.17	UI	
Maximum total jitter (JT)	0.35	UI	

2

3

Table 21: Transmitter Characteristics – 3072 MBaud

Parameter	Value	Units	Notes
Bit rate	3072	MBaud	+/- 100 ppm
Unit interval (nominal)	326	pS	
Differential amplitude			
Maximum	1600	mV _{p-p}	
Minimum	400	mV _{p-p}	
Absolute output voltage limits			
Maximum	2.3	V	
Minimum	-0.4	V	
Differential output return loss	See Equation in Section 5.3.3		
Output jitter			Specifications include all but 10 ⁻¹⁵ of the jitter population.
Maximum deterministic jitter (J _D)	0.17	UI	
Maximum total jitter (JT)	0.35	UI	

4

5

6

7

An example RP3 Transmitter eye mask, where transmit equalization is not used, is illustrated in Figure 43. This example eye mask is provided for information only and should not be used for RP3 compliance testing.




Figure 43: Example Transmitter Output Mask (For Information Only)

5.3.1 Load

The load is 100 Ohms +/- 5% differential up to (0.8 x Baud Frequency) unless otherwise noted.

5.3.2 Amplitude

The maximum transmitter differential amplitude shall be 1600 mV_{p-p}, including any transmit equalization. The minimum transmitter differential amplitude shall be 400 mV_{p-p}. This minimum value is not suitable for transmission over high loss interconnect. DC-referenced logic levels are not defined, as the receiver is AC coupled. Absolute driver output voltage shall be between -0.4 V and 2.3 V with respect to ground.

5.3.3 Output Impedance

The differential return loss, SDD11, of the transmitter shall be better than:

- -10 dB for (Baud Frequency/10) < Freq (f) < 625 MHz, and
- -10 dB + 10log(f/625 MHz) dB for 625 MHz <= Freq(f) <= (Baud Frequency) MHz

Differential return loss shall be measured at the module interface. The reference impedance for the differential return loss measurements is

1 100 Ohm resistive. The output impedance requirement applies to all
2 valid output levels.

3 **5.3.4 Transmitter Compliance**

4 To measure compliance of an RP3 transmitter, the transmitter shall be
5 connected to a compliance interconnect model. RP3 specifies three
6 interconnect models for transmitter compliance testing:

- 7 • TYPE 1: A low loss interconnect model as specified in Section
8 5.4.1.
- 9 • TYPE 2: A worst case, higher loss interconnect model as
10 specified in Section 5.4.2.
- 11 • TYPE 3: A low loss interconnect model as specified in Section
12 5.4.3.

13 In all cases, the RP3 transmitter shall be compliant if the signal
14 presented to the RP3 receiver at the end of the compliance interconnect
15 model meets the minimum RP3 receiver compliance mask.

16 A compliant RP3 transmitter shall meet TYPE 1 and TYPE 2
17 compliance interconnect test cases or TYPE 3 compliance interconnect
18 test case.

19 **5.4 Measurement and Test Requirements**

20 This section defines the measurement and test requirements for an
21 RP3 electrical interface. These measurement and test requirements are
22 based upon those of the XAUI electrical interface as specified in Clause
23 47 of IEEE 802.3ae-2002 [3].

24 Typical test instruments and their cabling are based on single ended 50
25 Ohm termination. In order to achieve the required 100 Ohm differential,
26 as well as common mode 25 Ohm, resistive loads, in all measurements
27 and tests related to electrical specifications, both lines of a differential
28 transmission interconnect pair shall be terminated individually with 50
29 Ohm +/- 5% resistors to ground. Such a load shall maintain this
30 accuracy in its resistive characteristics at least up to 0.8 x Baud
31 Frequency.

32 **5.4.1 TYPE 1 Compliance Interconnect Definition**

33 The TYPE 1 interconnect definition shall be used to validate the
34 compliance of an RP3 transmitter for 768 and 1536 Mbaud line rates.

The differential insertion loss, in dB with F in MHz, of the TYPE 1 compliance interconnect shall be:

$$\text{Differential Insertion Loss (F)} \leq (0.2629 \times \sqrt{F}) + (0.0034 \times F) + (12.76 / \sqrt{F})$$

for all frequencies from 100 MHz to 2000 MHz.




Figure 44: TYPE 1 Compliance Interconnect Differential Insertion Loss

5.4.2 TYPE 2 Compliance Interconnect Definition

The TYPE 2 interconnect definition shall be used to validate the compliance of an RP3 transmitter for 768 and 1536 Mbaud line rates.

The differential insertion loss, in dB with F in MHz, of the TYPE 2 compliance interconnect shall be:

$$\text{Differential Insertion Loss (F)} \leq (0.1 \times \sqrt{F}) + (0.011 \times F) + (6 / \sqrt{F})$$

for all frequencies from 100 MHz to 2000 MHz.




Figure 45: TYPE 2 Compliance Interconnect Differential Insertion Loss

5.4.3 TYPE 3 Compliance Interconnect Definition

The TYPE 3 interconnect definition shall be used to validate the compliance of an RP3 transmitter for 768, 1536, and 3072 Mbaud line rates.

The worst case TYPE 3 channel differential Insertion Loss (transfer function) SDD21 shall meet Equation 1 where as the variable f (frequency) unit is in GHz. The equation specified in terms of two ports mixed mode S-Parameters assuming the channel meets TYPE 3 return loss, therefore differential coupling effects may be neglected for insertion loss SDD21.

$$IL_{SDD\ 21}(dB) = \begin{cases} -10 \sqrt{f/f_0} & ; f < f_0 \\ -7(f - f_0)^{1.15} - 10 & ; f_0 \leq f < 4.5\text{GHz} \end{cases}$$

$$f_0 = 1.5\text{GHz}$$

Equation 1: Differential Transfer Function (IL) Model

Figure 46 depicts the above TYPE 3 transfer function chart.




Figure 46: TYPE 3 Differential Transfer Function Chart

The worst case TYPE 3 channel differential return loss (RL) SDD11 shall meet Equation 2 where as the variable f (frequency) unit is in GHz.

$$RL_{SDD11}(dB) = \begin{cases} -15 & ; f < 1GHz \\ 5(f) - 20 & ; 1 \leq f < 3GHz \\ -5 & ; 3 \leq f < 4.5GHz \end{cases}$$

Equation 2: Differential Return Loss Model

The equation specified in terms of two ports mixed mode S-Parameters assuming the channel meets TYPE 3 insertion loss, therefore differential coupling effects may be neglected for return loss SDD11.

Figure 47 depicts the above TYPE 3 Return Loss chart.




Figure 47: TYPE 3 Differential Return Loss Chart.

5.4.4 Eye Mask Measurements

For the purpose of eye mask measurements, the effect of a single-pole high pass filter with a 3 dB point at (Baud Frequency)/1667 is applied to the jitter. The data pattern for mask measurements is the Continuous Jitter Test Pattern (CJPAT) defined in Annex 48A of IEEE802.3ae-2002 [3]. The RP3 link shall be active in both transmit and receive directions, and opposite ends of the link shall use synchronous clocks. The amount of data represented in the eye shall be adequate to ensure that the bit error ratio is less than 1×10^{-15} . The eye pattern shall be measured with AC coupling and the compliance mask centered at 0 Volts differential. The left and right edges of the mask shall be aligned with the mean zero crossing points of the measured data eye as illustrated in Figure 48.




Figure 48: Eye Mask Alignment

5.4.5 Transmit Jitter

Transmit jitter shall be measured at the driver output when terminated according to the definition in Section 5.4.

5.4.6 Jitter Tolerance

Jitter tolerance is measured at the receiver using a jitter tolerance test signal. This signal is obtained by first producing the sum of deterministic and random jitter defined in Section 5.2.4 and then adjusting the signal amplitude until the data eye contacts the 4 points of the minimum eye opening of the receiver compliance mask specified in Figure 41 and Table 17. Note that for this to occur, the test signal must have vertical waveform symmetry about the average value and have horizontal symmetry (including jitter) about the mean zero crossing. Eye mask measurement requirements are defined in Section 5.4.4. Random jitter is calibrated using a high pass filter with a low frequency corner at 20 MHz and a 20 dB/decade rolloff below this. The required sinusoidal jitter specified in Section 5.2.4 is then added to the signal and the test load is replaced by the receiver being tested.

6 RP3-01 Interface for Remote RF Unit

There exist base station configurations where remote RF units are used. This chapter specifies an extension of the Reference Point 3 protocol for remote RF unit use.

Section 6.1 defines architecture for RP3-01 interface while protocol stack for data transfer is defined in Section 6.2.

6.1 Architecture




Figure 49: RP3-01 example architecture. Base station with remote RF units (RRUs). RRUs in chain, ring, and tree-and-branch topologies. Examples of RP3-01 master and slave ports of RRUs are also shown.

Figure 49 shows an example architecture of a BTS with remote RF units (RRUs). The figure provides a logical architecture and does not

imply physical implementation of the BTS. The Local Converter (LC) may exist as a separate module or it may be integrated with other modules, such as the baseband module. For definitions of terms used in the figure and in the RP3-01 protocol description, refer to the Glossary.

The RP3-01 protocol shall support several RRU topologies, including point-to-point connection between a BTS and an RRU as well as chain, tree-and-branch and ring topologies.

Each RRU has one RP3-01 slave port and, optionally, one or more master ports. The slave port is connected toward the BTS either directly or through other RRU(s) while master port(s) connect to RRU(s) that are next in the chain. Slave and master ports are defined dynamically at BTS startup. The RP3-01 receiver first detecting transmission from the BTS, and its associated transmitter, are defined as the slave port while other ports are defined to be master ports.

Figure 50 provides an overview of RP3-01 protocol functionality at the LC and RRU for the case of a point-to-point topology. Section 6.2 defines in detail how RP1 and RP3 data is mapped into RP3-01 format. Basically, RP3-01 stands for an RP3 protocol where RP1 data is transferred in RP3 messages, between LCs and RRUs.




Figure 50: Logical model of OBSAI RP3-01 point-to-point interface.

6.2 Protocol Stack

6.2.1 Physical Layer

6.2.1.1 Media Adapter and Media

The media adapters and media defined in Appendix A shall be used.

6.2.1.2 Line Rates

RP3-01 and RP3 line rates are the same, i.e. 768Mbps, 1536Mbps, or 3072Mbps line rate shall be used.

6.2.2 RP3-01 - Transfer of RP1 Data Over RP3


RP3-01 is an extension of the RP3 protocol specifically designed for data transfer between a BTS and one or more remote RF units. RP3-01 is equivalent to the RP3 protocol except for the fact that different physical layer technologies, suitable for supporting data transmission over long distances, are applied. In order to minimize the number of connections to RRUs, RP1 data is mapped into RP3 messages. RP1 data includes Ethernet and frame clock bursts.

In the RP3-01 protocol, bandwidth is allocated to all data transfers by defining message transmission rules (see Section 4.4.3). Separate transmission rules shall be given as needed to RP1 Ethernet, RP1 frame clock burst, RTT measurement, Virtual HW reset, loop back, RP3 data, and RP3 control messages. Typically, RP3 data and control messages are already scheduled at baseband and RF modules in downlink and uplink directions, respectively, using message transmission rules. RTT measurement, HW reset, and loop back are examples of RP3-01 link O&M messages. RP1 and RP3-01 link O&M data can be transmitted in any RP3 message slot, as illustrated by Figure 51.

6.2.3 RP1 Frame Clock Bursts

The Control and Clock Module (CCM) shall provide frame timing information for each air interface standard, independently, via periodic synchronization bursts, as shown in Figure 52 [4]. A dedicated link is used to transfer the frame timing information to modules that are located in a BTS cabinet. For a RRU, frame timing information is transferred over the RP3-01 protocol by mapping the information within the RP1 frame clock bursts, into RP3 messages, and then regenerating

1 the RP1 frame clock burst at the RRU by applying the algorithm defined
2 in this section.



3
4 *Figure 51: Examples of mapping RP1 and RP3-01 link O&M data into*
5 *RP3 messages.*

Start 1	Type 8	Type Specific Information 64	CRC 16	End 1
------------	-----------	---------------------------------	-----------	----------

6
7 *Figure 52: RP1 frame clock synchronization burst from CCM.*

8 **The LC** is responsible for multiplexing RP1 frame clock synchronization
9 bursts into RP3 messages and it performs the following functionality.

- 10
- 11 • A counter, called *c1*, is reset and started at the beginning of the
12 RP3-01 Master Frame and this counter measures time as a multiple
13 of $1/(8*76.8)$ MHz. Thus 614.4MHz is the frequency of the reference
clock.
 - 14 • The RP1 Frame Clock Burst (FCB) from the CCM is received and
15 processed.

- The RP1 frame clock burst from the CCM is discarded if the CRC check fails
- Only the first RP1 frame clock burst after the beginning of the RP3-01 Master Frame is accepted
- If a new RP1 synchronization burst is received before the previous is transmitted as FCB message, the new RP1 burst is discarded and an interrupt is generated to upper layers

The CCM is responsible for alternating the transmission order of the RP1 frame clock burst for the different air interface standards, so that timing for each standard will be transferred to RRUs.

- The arrival time of the end bit of the RP1 frame clock burst, from the beginning of the RP3-01 Master Frame, is measured by the counter *c1* and stored into an RP3-01 frame clock synchronization message defined by Figure 53 and Table 22. System and System Frame Number (SFN) information from RP1 frame clock synchronization burst are also stored into the message. After the message has been constructed, including the header, the CRC check for the whole message is computed and added to end.
- RP3-01 frame clock synchronization message shall be transmitted to RRUs in an RP3 message. The RP3-01 FCB message shall be transmitted in a time window of 9ms, starting from the end of the RP1 synchronization burst.

RRUs are responsible for all of the computations that are required for frame time transfer. The algorithm described below is a general one and supports all air interface standards.

- Counter *c2* is reset to zero and started at the beginning of each RP3-01 Master Frame, except if the *c2* counter is serving a FCB (RP3 Frame Clock synchronization Burst) message. The *c2* counter measures time as a multiple of $1/(8*76.8)$ MHz. Thus 614.4MHz is the frequency of the reference clock.
 - When FCB message is being served, *c2* increments without reset at the MF boundary
 - If FCB message is being served by *c2* counter when new FCB message is received from LC, then the new FCB message shall be discarded and an interrupt is generated to upper layer to indicate erroneous situation
- The RRU receives the RP3-01 frame clock synchronization message
- When RP3-01 FCB message type has been detected, the present *c2* counter value is captured, without disturbing *c2* counting. This captured *c2* value is called FCB_message_rx_time

- In case a new FCB message while an older message was being served by c2 counter, the count is not captured (erratic situation).
 - The received message is discarded if the CRC check fails
 - The RRU computes the buffering time B_{RRU} of the frame clock synchronization burst at the RRU, as follows
 - Find minimal positive integer value for parameter k such that

$$k * SFN_FRAME_TIME \geq RP3-01_MASTER_FRAME_TIME$$
 where SFN_FRAME_TIME equals to the length of the air interface frame and $RP3-01_MASTER_FRAME_TIME$ is always equal to 10ms. As an example, assume that SFN_FRAME_TIME is equal to 10 ms (WCDMA case). Then k equals to 1.
 - The captured c2 value is compared to c1 value received in the FCB message
 - If $FCB_message_rx_time > c1$, then B_{RRU} is then computed using formula:

$$B_{RRU} = k * SFN_FRAME_TIME + c1 * 1 / (8 * 76.8MHz) - RP1_FRAME_CLOCK_BURST_TIME$$
 If $FCB_message_rx_time < c1$, then B_{RRU} is then computed using formula:

$$B_{RRU} = k * SFN_FRAME_TIME - RP3-01_MASTER_FRAME_TIME + c1 * 1 / (8 * 76.8MHz) - RP1_FRAME_CLOCK_BURST_TIME$$
 In the above equation, $RP1_FRAME_CLOCK_BURST_TIME$ stands for the time required to transmit an RP1 frame clock burst in RP1 interface. This equals to $90 * 1 / 3.84MHz = 23.4375us$
 - The RRU increments the System Frame Number (SFN) by k
 - When the counter $c2$ reaches B_{RRU} , the recomputed RP1 frame clock burst shall be sent to functional blocks within RRU.
 - The format of the recomputed RP1 frame clock burst is equal to that of the original burst received from the CCM (see Figure 52) but the value of the System Frame Number has been incremented by k and the CRC check value has been recomputed.
 - The functional blocks of the RRU shall receive and decode SFN in exactly the same manner as in the case of a single cabinet BTS.
- The content of an RP3-01 frame clock synchronization message is defined in detail in Table 22.
- The most significant bit of each message field is transmitted first (refer to Figure 11).




Figure 53: RP3-01 frame clock synchronization message.

Table 22: Content of RP3-01 frame clock synchronization message.

Field	Value
Address	Broadcast address (typically)
Type	Frame clock burst, 01001 in binary
Time stamp	000000
System, 8 bits	Refer to [4].
System Frame Number, 64 bits	Refer to [4].
c1 counter value, 26 bits	Positive integer number defining the arrival time of the RP1 frame clock burst from CCM with respect to RP3-01 Master Frame start as multiples of $1/(8*76.8)$ MHz.
Reserved, 14 bits	All zeros
CRC, 16 bits	Refer to Section 4.4.9.3 for the definition of the CRC.

Figure 54 illustrates the timing of RP1 frame clock burst transmissions. As can be seen from the figure, the RRU obtains its frame timing from a “future” System Frame Number $p+k$ not from the System Frame Number p that is used by all baseband and RF modules located in the BTS cabinet.

The propagation delay Δ_{LC-RRU} shown in Figure 54 may be large when an RRU is located far away from the BTS. The above algorithm does not take into account the impact of propagation delay in frame clock transfer. Propagation delay can be measured and removed from the frame clock timing. Section 6.2.6.2 specifies an algorithm for propagation delay measurement.




Figure 54: Timing principle in RP1 frame clock burst transfer.

6.2.4 Ethernet Transmission

Between any two RP3-01 nodes, whether in a BTS or an remote RF unit, a point-to-point Ethernet transfer is applied, as shown in Figure 55. Thus, only a single logical connection is allocated for Ethernet MAC messages between RP3-01 nodes. Where chain, ring, or tree-and-branch topologies are used for a number of remote RF units, the Ethernet switch in each RRU shall decide whether the MAC frame is consumed in that RRU or whether it will be forwarded to the next node.




Figure 55: Ethernet frame transfer over RP3-01 network is done as a point-to-point transfer between a pair of nodes.

The Ethernet throughput over each RP3-01 link is specifically allocated by message transmission rules, as defined in Section 6.2.2.

Ethernet MAC frames are mapped into RP3 messages and transferred over the RP3-01 protocol. At the input, there exist MAC frames as specified by 802.3-2002 [10]. A MAC frame consists of preamble, start frame delimiter, the addresses of the frame's source and destination, a length or type field, MAC client data, a field that contains padding if required, a frame check sequence, and an extension field, if required. Each MAC frame is sliced into consecutive RP3 messages and the time stamp field defines the beginning and end of each MAC frame, as indicated in Table 23.

Table 23: Content of the time stamp field of RP3 messages in relation to Ethernet MAC frame data of the payload.

Time Stamp	Payload Content
100000	16 first bytes of an Ethernet MAC frame. The first byte of the MAC frame is located immediately after RP3 header.
000000	Next (second) RP3 message containing a part of the MAC frame.
...	
000000	Nth RP3 message containing a part of the MAC frame.
1xxxxx	The last RP3 message containing a slice from the MAC frame and xxxxx, a binary number, indicates the number of bytes from the start of RP3 payload containing MAC frame data (counting started from the byte after the header).

Table 24 defines the content of RP3 messages when used for Ethernet data transfer. The 'Address' field contains the address of the next RP3-01 node, The 'type' field indicates that Ethernet MAC data is contained in the payload, and all bits of the payload contain MAC data, excluding the last RP3 message, which may be partially filled.

The most significant bit of each message field is transmitted first (refer to Figure 11).

At the receiver, MAC frames are reconstructed from the payload of RP3-01 Ethernet messages by concatenation according to the content of the 'type' and 'time stamp' fields. By monitoring the 'type' field, the receiver shall identify RP3 messages containing Ethernet data. The transmitter shall send only one MAC message at a time from which the

'time stamp' field can be used to identify the beginning and end of a MAC frame. A received MAC frame is discarded if an error is detected in 'time stamp' field processing. The RP3-01 protocol shall not check the validity of the MAC frame check or CRC fields.

Table 24: Content of RP3-01 Ethernet message.

Field	Content
Address	Target address of next RP3-01 node
Type	Ethernet, 01010 in binary
Time Stamp	See Table 23.
Payload	Slice from Ethernet MAC frame.

In Ethernet transfer over RP3-01, a flexible implementation methodology should be applied, in order to prepare for possible changes in the future.

In order to transfer Ethernet MAC frames over RP3-01, an Ethernet MAC Address must be established for each RRU. The RRU may use either a globally or locally unique MAC address. For a locally unique MAC address, OBSAI System Specification [2] describes the methodology to derive a locally unique MAC address based on module hardware position. However, the IDs described in that section are not normally available at the RRU. These IDs can be communicated from the BTS to the RRU through an initialization MAC frame.

Each RRU has an RP3-01 slave port and optionally one or more RP3-01 master ports. At startup, the RRU shall disable transmission on all RP3-01 master ports. An RRU's RP3-01 slave port at startup shall respond to only an RP3 node address of zero and shall not have an initial locally unique MAC address. It shall listen for an initialization MAC frame using the Ethernet transmission protocol over RP3-01 that contains a broadcast MAC address for the destination address. This initialization message shall contain all the IDs described in OBSAI System Specification. The RRU shall then use these IDs as described in that section to derive its permanent locally unique MAC address. If using a locally unique MAC address, the RRU shall use this permanent MAC address for any further Ethernet transmissions. The RRU shall be configured with a permanent RP3 node address using RP1 over RP3-01 at which time it shall stop using the zero RP3 node address. After MAC address and RP3 node address configuration, an RRU may be instructed over RP1 to enable its master port(s) one at a time to allow initialization and network discovery of any other RRUs in the RP3-01 chain as shown in the example architectures of Figure 49.

6.2.5 Line Rate Auto-Negotiation

There exists a set of allowed RP3-01 line rates as defined in Section 6.2.1.2 and each LC or RRU can support one or several of these line rates. Before communication over an RP3-01 link can be initiated, a common line rate needs to be negotiated between adjacent RP3-01 nodes, with a 'node' being either an LC or an RRU. If the common line rate is known and pre-configured, a search for a common line rate is not required. Auto-negotiation of the line rate shall be applied when the used line rate is not defined beforehand.




Figure 56: RP3-01 line rate auto-negotiation is done between a pair of nodes (LC and RRU or between adjacent RRUs).

Auto-negotiation of RP3-01 peer-to-peer links is considered in this section, as shown in Figure 56. For a chain, ring or tree-and-branch configuration of RRUs, the auto-negotiation algorithm is applied to each pair of RRUs at a time. The algorithm identifies a single line rate over each RP3-01 link, which is supported by both end nodes.

RP3-01 link synchronization is performed for a pair of RRUs. The Master node, which is the LC or RRU closest to the BTS, controls the auto-negotiation process.

The following assumptions are made:

- Master and slave nodes support all or a subset of allowed RP3-01 line rates.
- Allowed line rates include $i \times 768$ Mbps, where $i \in \{1, 2, 4\}$, i.e. 768, 1536, and 3072 Mbps.

A set of parameters controls the operation of the algorithm and Application layer sets the value of these parameters. Table 25 lists the parameters of the auto-negotiation algorithm while Table 32 in Section 7.1.5 defines the parameters in detail. When setting parameter values for the RP3 receiver frame synchronization state machine (see Section 4.2.7), the worst case RP3 frame synchronization time at the receiver shall not exceed TxTime.

Table 25: Parameters of line rate auto-negotiation algorithm.

Parameter	Description
MaxSynchronizationTime	Time limit for the line rate auto-negotiation algorithm.
MaxRxTime	Reception time at a given line rate.
TxTime	Transmission time at a given line rate.

Auto-negotiation algorithm for the Master node:

1. Set *Synchronization* = FALSE and start time out counter *TimeOutCounter*.
2. Select lowest RP3-01 line rate that is supported by the Master node
3. Attempt RP3-01 synchronization with the Slave node by applying steps 3.a-3.c. Goto Step 4 (stop synchronization attempt) at the latest after TxTime.
 - a. Start K28.5 transmission to the Slave Node and RP3 receiver synchronization state machine (refer to Section 4.2.7).
 - b. When Master's RP3 receiver state machine goes into state WAIT_FOR_K28.7_IDLEES due to reception of K28.5 transmissions from the Slave node, start transmitting RP3 (RP3-01) frame format to the Slave node
 - c. When Master's RP3 receiver state machine goes into state FRAME_SYNC, set *Synchronization* = TRUE (RP3-01 synchronization between Master and Slave nodes has been completed).
4. If *Synchronization* = FALSE and *TimeOutCounter* is less than MaxSynchronizationTime, change to next higher line rate (or go back to the lowest line rate if the highest line rate is being used) that is supported and goto Step 3.
5. End of Algorithm

Auto-negotiation algorithm for the Slave node:

1. Set *RxSynchronization* = FALSE and start time out counter *TimeOutCounter*
2. Select lowest RP3-01 line rate that is supported by the Slave node
3. Attempt RP3-01 synchronization with the Master node by applying steps 3.a-3.c. Goto Step 4 (stop synchronization attempt) latest after MaxRxTime

- 1 a. Start RP3 receiver synchronization state machine (refer to
- 2 Section 4.2.7 of RP3 Specification)
- 3 b. When RP3 receiver synchronization state machine goes
- 4 into state WAIT_FOR_K28.7_IDLEES due to reception of
- 5 K28.5 transmissions from the Master node, start K28.5
- 6 transmission back to Master Node.
- 7 c. When RP3 receiver state machine goes into state
- 8 FRAME_SYNC, start sending RP3 frame format to Master
- 9 node and set *RxSynchronization* = TRUE.
- 10 4. If *RxSynchronization* = FALSE and *TimeOutCounter* is less than
- 11 MaxSynchronizationTime, change to next higher line rate (or go
- 12 back to the lowest line rate if the highest line rate is being used)
- 13 that is supported and goto Step 3.
- 14 5. End of Algorithm
- 15 The Master node determines success or failure of the auto-negotiation
- 16 procedure from the value of state parameter *Synchronization*. The
- 17 Slave node is able to detect only the synchronization status of the
- 18 downlink (from Master to Slave) RP3-01 link.
- 19 After RP3-01 link synchronization is achieved between the Master and
- 20 the Slave, at some line rate common to both Master and Slave, RP1
- 21 Ethernet communication can be started over the interface and over
- 22 other previously synchronized links. The Slave node can report the
- 23 complete set of supported line rates using Ethernet messaging over the
- 24 RP3-01 link.

25 **6.2.6 RTT Measurement and Internal Delays of a RRU**

26 RRUs may be located far away from the BTS. In order to be able to

27 configure the BTS, the propagation delay between the BTS and each

28 RRU needs to be measured. In this section, Round Trip Time (RTT)

29 measurement between a LC of a BTS and an RRU or between adjacent

30 pairs of RRUs is defined. Internal delays of an RRU are also defined.

31 Based on the knowledge of the RTT between adjacent RP3-01 nodes

32 and the internal delays within the RRUs, the CCM can configure the

33 BTS appropriately.

34 **6.2.6.1 Internal Delays of an RRU**

35 RRUs can be classified based on their support for different RP3-01

36 network topologies. A Class #1 RRU can only support point-to-point

37 connection toward a BTS since they contain only a single RP3-01

38 transceiver while Class #2 RRUs can support chain and ring topologies

39 due to dual RP3-01 transceiver support. Class #3 RRUs, having as a

40 minimum three RP3-01 transceivers, can generate tree-and-branch

topologies, i.e. it has a single RP3-01 transceiver, the RP3-01 slave port, toward the BTS and at least two RP3-01 transceivers, master ports, toward different RRUs.

Internal delays of Class #1, #2, and #3 RRUs are defined in Figure 57, Figure 58, and Figure 59, respectively. In a Class #3 RRU, all signal through-path propagation delays, in a given direction (transmit or receive) for a given RRU, are required to occupy the same number of RP3 byte clock cycles.

Each RRU shall report its internal delay values over the RP1 Ethernet connection which is available over RP3-01.




Figure 57: Internal delays of Class #1 RRU.




Figure 58: Internal delays of Class #2 RRU.




Figure 59: Internal delays of Class #3 RRU.

6.2.6.2 RTT Measurement Procedure

The RTT measurement procedure determines the two way propagation delay over the media, e.g. fiber optics, between two adjacent RP3-01 nodes. In the case of chain, ring, or tree-and-branch topologies for the RRU's, RTT measurements are performed in a sequence for each adjacent pair of RP3-01 nodes.

The RTT measurement procedure is defined as follows: A Master RP3-01 node shall send the RTT measurement message defined in Figure 60 to a Slave RP3-01 node and measure the time T from message transmission to message reception. The Master node is either LC or RRU # n while the Slave node is RU #1 or RU # $n+1$, respectively, and $n > 0$. The Slave node shall receive and send back the RTT measurement message to the Master node. Before transmission, the Slave node shall replace the address of the header by the return address of the payload and vice versa. Also buffering time $\Delta_{1,2}$ of the message at the Slave node will be stored into the message. Typically, the return address is equal to the RP3-01 node address of the Master node, so an 'address swap' procedure guarantees easy reception of the RTT message at the Master node.

All the time measurements are performed as a multiple of $1/(8*76.8)$ MHz, i.e. 614.4MHz is the frequency of the reference clock.

Table 26 defines the content of different fields of the RTT message.

The most significant bit of each message field is transmitted first (refer to Figure 11).

Table 26: Content of an RTT Measurement message.

Field	Value
Address	Slave/Master RP3 node address (Slave address first, before address swap)
Type	01011 (RTT message)
Time stamp	000000
Return address, 13 first bits of the payload	Master/Slave RP3 node address (first Master address)
Reserved, 83 bits	All zeros
Buffering time $\Delta_{1,2}$, 16 bits	Positive integer number, buffering time will be measured using a reference clock at frequency (8 * 76.8)MHz.
CRC check, 16 bits	CRC check sum computed over the header and payload. Refer to Section 4.4.9.3 for the definition of the CRC.

The RTT between the Master and Slave nodes over fibre optics or other media is equal to $\Delta_{RTT} = T - \Delta_{1,2}$. The delay over the fibre is considered to be the same in downlink and uplink directions, i.e. one way delay over the fibre is equal to $\Delta_{RTT} / 2$.




Figure 60: RTT Measurement message.

6.2.7 Virtual HW Reset

A remote reset may need to be performed to a RRU in a case where the control processor of the RRU is halted. RRU may optionally support virtual HW reset functionality where the unit undergoes a boot sequence after receiving a specific virtual HW reset message. When receiving such a message, the following procedure shall be followed.

- CRC check is first performed. If the CRC check fails, the virtual HW message is rejected.
- The type field is checked. If it equals to 01101 (Virtual HW Reset), HW reset is performed for the RRU control processor.

Note that the virtual HW reset message may be received in either the data or control message slot. The virtual HW reset message is illustrated in Table 27 and Figure 61 below.

The most significant bit of each message field is transmitted first (refer to Figure 11).

Table 27: Content of virtual HW reset message.

Field	Value
Address	Address of the node that requires reset
Type	01101 (Virtual HW Reset)
Timestamp	000000
Payload data, 14 bytes	All zeros
CRC check, 16 bits	CRC check sum computed over the header and payload (see Section 4.4.9.3).




Figure 61: Virtual HW reset message.

7 OAM&P

7.1 OAM&P Parameters

Operation of RP3 interface protocol is controlled through parameters. In this section, all parameters of the protocol are defined. Also error cases are considered.

7.1.1 External Parameters of Data Link Layer

In Table 28 external parameters of the Data link layer are listed. Application layer has access to all Data link layer parameters and input parameters are set by the Application layer.

Table 28: Input and output parameters of Data link layer.

Parameter	Input/Output	Register width	Description
M_MG	Input	16 bits, positive number (no sign bit)	Specifies the number of message slots in a Message Group (refer to Section 4.2.2 for details). $0 < M_MG < 65536$.
N_MG	Input	16 bits, positive number (no sign bit)	Specifies the number of Message Groups in a Master Frame (refer to Section 4.2.2 for details). $0 < N_MG < 65536$.
K_MG	Input	5 bits, positive number (no sign bit)	Specifies the number of IDLE bytes at the end of Message Group (refer to Section 4.2.2 for details). $0 < K_MG < 20$.
DATA_MESSAGE_SLOT_COUNTER_DL	Output	32 bits, positive number (no sign bit)	Counts data message slots over Master Frame duration in downlink direction. Takes values from 0 up to $i*(M_MG-1)*N_MG-1 < 2^{32}$ (refer to Section 4.2.2 for definition of M_MG and N_MG).

Reference Point 3 Specification

Parameter	Input/ Output	Register width	Description
DATA_MESSAGE_SLOT_COUNTER_UL	Output	32 bits, positive number (no sign bit)	Counts data message slots over Master Frame duration in uplink direction. Takes values from 0 up to $i*(M_MG-1)*N_MG-1 < 2^{32}$.
CONTROL_MESSAGE_SLOT_COUNTER_DL	Output	32 bits, positive number (no sign bit)	Counts control message slots over Master Frame duration in downlink direction. Takes values from 0 up to $i*N_MG-1$.
CONTROL_MESSAGE_SLOT_COUNTER_UL	Output	32 bits, positive number (no sign bit)	Counts control message slots over Master Frame duration in uplink direction. Takes values from 0 up to $i*N_MG-1$.
BLOCK_SIZE	Input	16 bits, positive number (zero not allowed)	Common value for a node. Synchronisation. Defines the number of bytes within a block. (Reset value is 400)
SYNC_T	Input	16 bits, positive number (zero not allowed)	Common value for a node. Synchronisation. Threshold value for consecutive valid blocks of bytes which result in state WAIT_FOR_K28.7_IDLE. (Reset value is 255)
UNSYNC_T	Input	16 bits, positive number (zero not allowed)	Common value for a node. Synchronisation. Threshold value for consecutive invalid blocks of bytes which result in state UNSYNC. (Reset value is 255)
FRAME_SYNC_T	Input	16 bits, positive number (zero not allowed)	Common value for a node. Synchronisation. Threshold value for consecutive valid Message Groups which result in state FRAME_SYNC. (Reset value is 1920)
FRAME_UNSYNC_T	Input	16 bits, positive number (zero not allowed)	Common value for a node. Synchronisation. Threshold value for consecutive invalid Message Groups which result in state WAIT_FOR_K28.7_IDLE. (Reset value is 128)
TRANSMITTER_EN	Input	1 bit	For each transmitter separately. Value '1' enables transmission to the bus (if other conditions are also fulfilled) while value '0' disables transmission (see Section 4.2.7). (Reset value is '0').
LOS_ENABLE	Input	1 bit	For each transceiver separately. This parameter enables (value '1') or disables (value '0') the impact of signal LOS to transmitter state machine. See Section 4.2.7. (Reset value is '1')

Parameter	Input/Output	Register width	Description
DELTA (Δ)	Input	16 bits, two's complement code	In a general case, a common Δ value exists for all uplink bus transmitters of a node. Another common value exists typically for all downlink transmitters of a node. Link-specific Δ values are also allowed. Value of Δ is given in byte-clock ticks.
PI (Π)	Input	16 bits, two's complement code	In a general case, a common value exists for all uplink receivers of a bus node. A common value is typically used for all downlink receivers of a node. Receiver-specific Π values are also allowed. Value of Π is given in byte-clock ticks.
MAX_OFFSET	Input	1 bit	Common value for a node. Defines the width of the allowed window for Master Frame boundary (see Section 4.2.5). MAX_OFFSET equals to 4 (the default value) for bit value '0' while MAX_OFFSET is equal to 8 for '1'
SYNCHRONISATION_STATUS	Output	4 bits	For each transceiver separately. Indicates the status of the transceiver (see Section 4.2.7). State encodings are the following. UNSYNC: 1000 WAIT_FOR_K28.7_IDLES: 0100 WAIT_FOR_FRAME_SYNC_T: 0010 FRAME_SYNC: 0001
SYNC_STATUS_CHANGE	Output	Interrupt	Application layer is interrupted always when a receiver state machine changes state.

1

2 7.1.2 Error Cases at Data Link Layer

3 In Table 29, possible error cases at Data Link layer are defined.
4 In case of RX_MASTER_FRAME_BOUNDARY_OUT_OF_RANGE,
5 error recovery is left to Application layer.

6 7.1.3 External Parameters of Transport Layer

7 In this section, parameters of the Transport layer are listed, see Table
8 30. Application layer has access to all parameters; input parameters are
9 set by Application layer.

10

1 *Table 29: Error cases at Data link layer.*

Error	Register width	Description
RX_MASTER_FRAME_BOUNDARY_OUT_OF_RANGE	1 bit	For each receiver port (transceiver) separately. This error is indicated when received Master Frame is detected outside the allowed MAX_OFFSET+1 wide window (see Section 4.2.5). Value '0' indicates offset within the allowed range while '1' indicates out-of-range situation.

2

3 *Table 30: Input and output parameters of Transport layer. All the parameters*
4 *are defined for the whole node.*

Parameter	Input/Output	Register width	Description
RP3_ADDRESS	Input	13 bits	At least one address shall be supported per device based on which RP3 message reception is performed. The 8 bit wide node address shall be programmable while the 5 bit wide sub-node address may be hard-wired to the device. Note that in message transmission, Application layer may use several addresses when constructing and transmitting messages.
DL_TRANSCEIVERS	Input	1 bit	For each transceiver separately. Value '1' indicates that DL routing table is used to route messages that are received from the transceiver.
UL_TRANSCEIVERS	Input	1 bit	For each transceiver separately. Value '1' indicates that UL routing table is used to route messages that are received from the transceiver.
NUMBER_OF_BITS_IN_TRANSFORMED_ADDRESSES_DL	Input	4 bits	Specifies number of bits in a transformed address in downlink direction (see Section 4.3.3). Valid values are 1-13. Reset value is 8.
NUMBER_OF_BITS_IN_TRANSFORMED_ADDRESSES_UL	Input	4 bits	Specifies number of bits in a transformed address in uplink direction (see Section 4.3.3). Valid values are 1-13. Reset value is 8.
LSBs_MAPPING_OF_TRANSFORMED_ADDRESSES_DL	Input	32 bits	Downlink direction. Contains eight groups of four bits. Four LSBs contain the bit Index of the 13 bit input address which stands for bit Index 0 (LSB) in the transformed address. Four MSBs contain the Index of the input address bit that is copied to bit location 7 in transformed address.

Parameter	Input/Output	Register width	Description
LSBs_MAPPING_OF_TRANSFORMED_ADDRESSES_UL	Input	32 bits	Uplink direction. Contains eight groups of four bits. Four LSBs contain the bit Index of the 13 bit input address which stands for bit Index 0 (LSB) in the transformed address. Four MSBs contain the Index of the input address bit that is copied to bit location 7 in transformed address.
MSBs_MAPPING_OF_TRANSFORMED_ADDRESSES_DL	Input	20 bits	Downlink direction. Contains five groups of four bits. Four LSBs contain the bit Index of the 13 bit input address which is copied to bit Index 8 in the transformed address.
MSBs_MAPPING_OF_TRANSFORMED_ADDRESSES_UL	Input	20 bits	Uplink direction. Contains five groups of four bits. Four LSBs contain the bit Index of the 13 bit input address which is copied to bit Index 8 in the transformed address.
DL_ROUTING_TABLE	Input	$A \cdot T$ bits	A table with A rows and T bits per row. A stands for $2^{DL_TRANSFORMED_ADDRESS_RANGE}$, while T denotes total number of transceivers both at Application and Physical layers. The values of parameters A and T can be fixed and they take values in the range $0 < A \leq 2^{13}$ and $0 < T \leq 48$.
UL_ROUTING_TABLE	Input	$A' \cdot T$ bits	A table with A' rows and T bits per row. A' stands for $2^{UL_TRANSFORMED_ADDRESS_RANGE}$, while T denotes total number of transceivers both at Application and Physical layers. The values of parameters A' and T can be fixed and they take values in the range $0 < A' \leq 2^{13}$ and $0 < T \leq 48$.
MULTIPLEXING_TABLE	Input	32 bits (4*8 bits)	For each multiplexer and demultiplexer separately. Vector containing four elements $E_{i_{out}} = (D, k, j_k)$. The first i elements of the vector are used for output (multiplexer)/input (demultiplexer) line rate $i \cdot 768$ Mbps. D exists in the most significant bit and values '0' and '1' are allowed, k field is three bits wide and may take values in the range of 0-7 (0x0-0x7 in hex), while j_k is located in the four least significant bits and it may take values in the range 0-15 (0x0-0xF in hex). See Section 4.3.4 for the definition of $E_{i_{out}} = (D, k, j_k)$.
SUMMING_ALLOWED_FOR_TYPE	Input	32 bits	Value '1' in bit Index N indicates that messages of type N may be summed together. The least significant (rightmost) bit has Index 0 while most significant bit has Index 31. Refer to Table 11 for message type definitions and Section 4.3.5 for an example of SUMMING_ALLOWED_FOR_TYPE parameter.

7.1.4 Error Cases at Transport Layer

In Table 31: Possible error cases at Transport layer. the possible error cases at Transport layer are defined. Refer to RP3 compatible chip (ASIC) functional specifications for detailed descriptions on these error indicators.

Table 31: Possible error cases at Transport layer.

Error	Register width	Description
DL_MESSAGE_REJECTED	64 bits	Node (chip)-specific diagnostic information. Specified in detail in chip functional specifications. There exists no output port corresponding to the address of the received message (all-zero bit vector exists for the address in the routing table (see Table 4)).
UL_MESSAGE_REJECTED	64 bits	Node (chip)-specific diagnostic information. Specified in detail in chip functional specification. Operation is the same than in case of DL_MESSAGE_REJECTED above. UL_MESSAGE_REJECTED applies for UL direction.
MESSAGE_COLLISION	64 bits	Node (chip)-specific diagnostic information. Specified in detail in chip functional specifications. Refer to Section 4.3.5 for a definition of message collision.

7.1.5 Other External Parameters

In this section, parameters that may be applied at any protocol layer are listed, see Table 32: Other input and output parameters of bus node. Thus, the functionality corresponding to the parameters can be implemented at any protocol layer.

Physical layer shall be able to detect and report line code violations (see Section 4.1.2).

For each receiver port (link) separately, Loss Of Signal (LOS) defect reporting shall be supported. If N_LCV or more line code violations occur during period T_LCV, a LOS defect shall be reported. The LOS defect shall be removed when no LCVs occur in period T_LCV. LOS

defect functionality can be implemented at any layer of the protocol stack.

Table 32: Other input and output parameters of bus node.

Parameter	Input/Output	Register width	Description
N_LCV	Input	32 bits, positive number	Value applies for all receiver ports of a bus node. Threshold value for Line Code Violation (LCV) defect reporting (see algorithm below). Reset value is 1.
T_LCV	Input	32 bits, positive number	Value applies for all receiver ports of a bus node. Parameter defining period for LCV defect monitoring. T_LCV specifies the period in number of received 8b10b line codes. Reset value is $N_MG \cdot (M_MG \cdot 19 + K_MG)$.
LOS_DEFECT	Output	1 bit	For each receiver port separately. Value '1' indicates Loss Of Signal (LOS) while value '0' denotes normal operation (reset value)
MESSAGE_TX_RULE	Input	33 bits	There may exist several message transmission rules per a bus node. The most significant bit defines the message slot counter that is used in message transmission. '0' stands for data message slot counter while '1' refers to control slot counter. The following 16 bits contain the index I and the 16 least significant bits contain the modulo M (refer to Section 4.4.3 for the definition of I and M).
MAX_SYNCHRONIZATION_TIME	Input	32 bits, positive number	Common value for a node. Time limit for the line rate auto-negotiation algorithm (see Section 6.2.5). Value given as multiples of BTS reference clock ticks (1/30.72 MHz). Reset value is 153600000 (5 seconds).
MAX_RX_TIME	Input	32 bits, positive number	Common value for a node. Reception time at a given line rate (see Section 6.2.5). Value given as multiples of BTS reference clock ticks (1/30.72 MHz). Reset value is 19660800 (0.64 seconds).
TX_TIME	Input	32 bits, positive number	Common value for a node. Transmission time at a given line rate (see Section 6.2.5). Value given as multiples of BTS reference clock ticks (1/30.72 MHz). Reset value is 6144000 (200 ms).

Appendix A: Media Adapter and Media Options – Fibre Optics

Table 33 lists the media options that shall be used.

Table 33: Options for optical cabling.

Type	Related Standard
50 μ m Multimode	IEC 60793-2-10:2002, Type A1a [7]
62.5 μ m Multimode	IEC 60793-2-10:2002, Type A1b [7]
Singlemode	IEC 60793-2-50:2002, Type B1 [8]

Table 34 proposes optical transceiver candidates for each line rate. OBSAI recommends to apply Fiber channel interface requirements to RP3-01 as specified by Subclauses 6.2 and 6.3 of [9].

Table 34: Optical interface recommendations for different RP3-01 line rates. This table is for information only.

Line Rate	50 μ m Multimode Fiber	62.5 μ m Multimode Fiber	Singlemode Fiber
768 Mbps	100-M5-SN-I in [9]	100-M6-SN-I in [9]	100-SM-LC-L in [9]
1536 Mbps	200-M5-SN-I in [9]	200-M6-SN-I in [9]	200-SM-LC-L in [9]
3072 Mbps	400-M5-SN-I in [9]	400-M6-SN-I in [9]	400-SM-LC-L in [9]

OBSAI mandates the use of SFP (Small Form-factor Pluggable) transceivers. Connector type is not recommended but the ORL (Optical Return Loss) of the used connector should fulfil PC (Physical Contact) requirement ORL<-30 dB for singlemode and TIA/EIA 568 requirement (ORL<-20 dB) for multimode applications. Super PC (ORL<-40 dB) is recommended for complex installations especially at 1550 nm wavelength.

Appendix B: Multiplexing Examples (Informative)

Figure 62 provides an example of a Transport layer configuration. The message router and summing unit are defined here to operate at the lowest RP3 line rate used in the system. Demultiplexers are used to split high data rate RP3 links into several low rate links which may then be multiplexed back to high rate links after summing. RP3 line rates are configured or identified at BTS startup so multiplexer and demultiplexer blocks as well as router and summing blocks can be configured accordingly. For detailed information on message multiplexer, demultiplexer, and router operations, refer to Section 4.3.





Figure 62: Example block diagram of Transport layer.

Figure 63 illustrates message multiplexing from four 50% full RP3 links into one 1536 Mbps. The concept presented in Figure 62 has been applied for this and other examples presented in this section.




Empty messages shown in white, each antenna-carrier with an unique color (WCDMA case assumed)

Figure 63: An example of message multiplexing from four 768 Mbps links into one 1536 Mbps link.

Figure 64 illustrates message interleaving from a single 768 Mbps RP3 link into a 3072 Mbps link. Such a case may be valid in the uplink direction when data from an RRU is interleaved to RP3-01 in a chain topology.

Illustrates e.g. data interleaving at an RRU to a chained fiber in UL direction



Empty messages shown in white, each antenna-carrier with an unique color (WCDMA case assumed)

Figure 64: An example of message interleaving from one 768 Mbps link into one 3072 Mbps link.

Figure 65 and Figure 66 illustrate RP3 multiplexing in a possible BTS configuration where uplink data from several low capacity RRUs is forwarded to base band for processing. The configuration shown reduces the number of RP3 links at the base band modules.




Figure 65: An example of message interleaving from fifteen 768 Mbps links into three 1536 Mbps link.




Figure 66: An example of message interleaving from three partly full 1536 Mbps links into one 3072 Mbps link.

Appendix C: RP3 Bus Configuration Algorithm (Informative)

An example of the RP3 bus configuration is provided in this section for the base station configuration illustrated in Figure 67. We use a two sector WCDMA base station with a single TX antenna and two RX antennas per sector. There are two carriers per each antenna so a 2+2 configuration is illustrated. As can be seen from the figure, a base-station architecture with combiner and distributor is used but the configuration principles apply also to the mesh architecture. In this example, we split the 13 bit RP3 address into an 8 bit node address (MSB) and a 5 bit sub-node address, where the node address identifies a module and the sub-node address specifies the antenna-carrier. RP3 links with a 768Mbps baud rate are assumed.




Figure 67: An example base station configuration.

Figure 68 illustrates data flows between the RF and BB modules. Each antenna-carrier is drawn separately to the figure and mapping of the antenna carriers to RP3 links is provided. Also node and sub-node addresses for different modules and antenna-carriers are provided. In this example, node addresses 1 and 2 have been allocated to BB

modules while node addresses 16 and 32 (in decimal numbers) are applied to RF modules. Antennas-carriers in each RF module are numbered from 1 to 4.




Figure 68: Data flows between BB and RF modules. Addresses of modules and antenna-carriers (or up/down converters at RF) are also shown.

Parameters for the message routing, multiplexing, and demultiplexing blocks of the combiner and distributor must be provided at base station start up. In this example, multiplexing and demultiplexing blocks are not used. Message routing tables are applied to the message routing between BB and RF modules. The routing tables define the output port or ports that correspond to each address. In the downlink direction, a point-to-point message transfer is typically applied so there exists a single output port index for each address in the downlink routing table. In uplink direction, the same message may be multicast to several BB modules for processing and because of this several output ports exist corresponding to an address in the uplink routing table.

In Figure 69, the port indices of the combiner distributor are shown, while downlink and uplink routing tables are provided in Table 35 and Table 36, respectively. In this example, we assume that the combiner distributor performs message routing based on the node address only.




Figure 69: Index assignment to the ports of combiner distributor. Mapping of downlink messages to RP3 message slots is also shown.

Table 35: Downlink routing table.

Address Field (Target Address)	Output Port
0x10	5
0x20	6

Table 36: Uplink routing table.

Address Field (Source Address)	Output Ports
0x10	1, 3
0x20	2, 4

In addition to address assignment and the definition of routing tables, message transmission rules must also be defined in the BB and RF modules that form the end nodes of the bus. Table 37, Table 38, and

Table 39 define the message transmission rules applied by the BB modules, RF module #1, and RF module #2, respectively. Figure 69 shows also how messages are mapped into the message slots of the RP3 links in the downlink direction, while Figure 70 illustrates the uplink case.

Table 37: Message transmission rules for BB modules #1 and #2.

Target	Link, Index/ modulo
0x10: 0x01	Link 1, 0 / 4
0x10: 0x03	Link 1, 2 / 4
0x20: 0x01	Link 2, 0 / 4
0x20: 0x03	Link 2, 2 / 4


Table 38: Message transmission rules for RF module #1.

Source	Link, Index/ modulo
0x10: 0x01	Link 1, 0 / 4
0x10: 0x02	Link 1, 1 / 4
0x10: 0x03	Link 1, 2 / 4
0x10: 0x04	Link 1, 3 / 4

1

Table 39: Message transmission rules for RF module #2.

Source	Link, Index/ modulo
0x20: 0x01	Link 1, 0 / 4
0x20: 0x02	Link 1, 1 / 4
0x20: 0x03	Link 1, 2 / 4
0x20: 0x04	Link 1, 3 / 4



2

3

Figure 70: Mapping of uplink messages to RP3 message slots.

Appendix D: Parameters for 802.16 Message Transmission

The parameters required for 802.16 data message transmission are provided in Table 40 for currently supported 802.16 profiles, i.e.

Table 40: Parameters for supported 802.16 profiles in case of 768 Mbps virtual RP3 link.

802.16 OFDM Sample Rates			Dual Bitmap Parameters for 768 Mbps virtual RP3 link					
Chan Band width	Samp. Rate Mult.	Samp. Rate	X	Bit Map 1 Mult.	Bit Map 1	Bit Map 1 Size	Bit Map 2	Bit Map 2 Size
1.25	144/125	1.44	10	1	0x5	3	0x0	0
1.75	8/7	2	7	1	0x1B6DB6D	25	0x0	0
2.5	144/125	2.88	5	1	0x2	3	0x0	0
3	86/75	3.44	4	1	0x2AA95552AAA	43	0x0	0
3.5	8/7	4	3	1	0x1F7DF7D	25	0x0	0
5	144/125	5.76	2	1	0x5	3	0x0	0
5.5	316/275	6.32	2	1	0x2A54A952A54A952A54AA	79	0x0	0
7	8/7	8	1	1	0x1FFDFFD	25	0x0	0
10	144/125	11.52	1	1	0x2	3	0x0	0
802.16 OFDMA Sample Rates			Dual Bitmap Parameters for 768 Mbps virtual RP3 link					
Chan Band width	Samp. Rate Mult.	Samp. Rate	X	Bit Map 1 Mult.	Bit Map 1	Bit Map 1 Size	Bit Map 2	Bit Map 2 Size
1.25	28/25	1.4	10	1	0x7FFFFFFFD	35	0x0	0
1.75	8/7	2	7	1	0x1B6DB6D	25	0x0	0
3.5	8/7	4	3	1	0x1F7DF7D	25	0x0	0
5	28/25	5.6	2	1	0x6EEEEEEED	35	0x0	0
5.5	28/25	6.16	2	1	0x0AAAAAAAAAAAAAAAAAAAAA	77	0x0	0
6	28/25	6.72	2	1	0x12	7	0x0	0
7	8/7	8	1	1	0x1FFDFFD	25	0x0	0
8.75	8/7	10	1	2	0xAAAD555AAD555	56	0x1555	13
10	28/25	11.2	1	1	0x24A4A4A4A	35	0x0	0
14	8/7	16	0	0	0xFALSE	0	0x0	0
17.5	8/7	20	0	0	0xFALSE	0	0x0	0
20	28/25	22.4	0	0	0xFALSE	0	0x0	0
28	8/7	32	0	0	0xFALSE	0	0x0	0
4.375	8/7	5	3	2	0x00040010004002	56	0x0002	13

sampling rates (channel bandwidths) and OFDM/OFDMA multiple access methods. For each profile, the values of six different parameters are defined. Refer to Table 10 for the description of these parameters.

Table 41: Parameters for supported 802.16 profiles in case of 1536 Mbps virtual RP3 link.

802.16 OFDM Sample Rates			Dual Bitmap Parameters for 1536 Mbps virtual RP3 link					
Chan Band width	Samp. Rate Mult.	Samp. Rate	X	Bit Map 1 Mult.	Bit Map 1	Bit Map 1 Size	Bit Map 2	Bit Map 2 Size
1.25	144/125	1.44	21	1	0x2	3	0x0	0
1.75	8/7	2	15	1	0x092524A	25	0x0	0
2.5	144/125	2.88	10	1	0x5	3	0x0	0
3	86/75	3.44	8	1	0x7FFDFFF7FFD	43	0x0	0
3.5	8/7	4	7	1	0x1B6DB6D	25	0x0	0
5	144/125	5.76	5	1	0x2	3	0x0	0
5.5	316/275	6.32	4	1	0x7EFD7BF7E7EFD7BF7EFD	79	0x0	0
7	8/7	8	3	1	0x1F7DF7D	25	0x0	0
10	144/125	11.52	2	1	0x5	3	0x0	0
802.16 OFDMA Sample Rates			Dual Bitmap Parameters for 1536 Mbps virtual RP3 link					
Chan Band width	Samp. Rate Mult.	Samp. Rate	X	Bit Map 1 Mult.	Bit Map 1	Bit Map 1 Size	Bit Map 2	Bit Map 2 Size
1.25	28/25	1.4	21	1	0x7FFFBFFFD	35	0x0	0
1.75	8/7	2	15	1	0x092524A	25	0x0	0
3.5	8/7	4	7	1	0x1B6DB6D	25	0x0	0
5	28/25	5.6	5	1	0x2AAAAAAAA	35	0x0	0
5.5	28/25	6.16	4	1	0x1FFFFFFFFFFFFFFFFFFD	77	0x0	0
6	28/25	6.72	4	1	0x55	7	0x0	0
7	8/7	8	3	1	0x1F7DF7D	25	0x0	0
8.75	8/7	10	3	2	0x00040010004002	56	0x0002	13
10	28/25	11.2	2	1	0x6EEEEEEED	35	0x0	0
14	8/7	16	1	1	0x1FFDFFD	25	0x0	0
17.5	8/7	20	1	2	0xAAAD555AAD555	56	0x1555	13
20	28/25	22.4	1	1	0x24A4A4A4A	35	0x0	0
28	8/7	32	0	0	0xFALSE	0	0x0	0
4.375	8/7	5	6	1	0x00408102040810204082	77	0x040810204082	48

Table 42: Parameters for supported 802.16 profiles in case of 3072 Mbps virtual RP3 link.

802.16 OFDM Sample Rates			Dual Bitmap Parameters for 3072 Mbps virtual RP3 link					
Chan Band width	Samp. Rate Mult.	Samp. Rate	X	Bit Map 1 Mult.	Bit Map 1	Bit Map 1 Size	Bit Map 2	Bit Map 2 Size
1.25	144/125	1.44	42	1	0x5	3	0x0	0
1.75	8/7	2	30	1	0x1BB76ED	25	0x0	0
2.5	144/125	2.88	21	1	0x2	3	0x0	0
3	86/75	3.44	17	1	0x7EFD7BF7EFD	43	0x0	0
3.5	8/7	4	15	1	0x092524A	25	0x0	0
5	144/125	5.76	10	1	0x5	3	0x0	0
5.5	316/275	6.32	9	1	0x6EDDBBB76EEDDBBB76ED	79	0x0	0
7	8/7	8	7	1	0x1B6DB6D	25	0x0	0
10	144/125	11.52	5	1	0x2	3	0x0	0
802.16 OFDMA Sample Rates			Dual Bitmap Parameters for 3072 Mbps virtual RP3 link					
Chan Band width	Samp. Rate Mult.	Samp. Rate	X	Bit Map 1 Mult.	Bit Map 1	Bit Map 1 Size	Bit Map 2	Bit Map 2 Size
1.25	28/25	1.4	43	1	0x7F7FBFD7D	35	0x0	0
1.75	8/7	2	30	1	0x1BB76ED	25	0x0	0
3.5	8/7	4	15	1	0x092524A	25	0x0	0
5	28/25	5.6	10	1	0x7FFFFFFFD	35	0x0	0
5.5	28/25	6.16	9	1	0x1FFFFFFFFF7FFFFFFFFFD	77	0x0	0
6	28/25	6.72	9	1	0x02	7	0x0	0
7	8/7	8	7	1	0x1B6DB6D	25	0x0	0
8.75	8/7	10	6	1	0x00408102040810204082	77	0x040810204082	48
10	28/25	11.2	5	1	0x2AAAAAAAA	35	0x0	0
14	8/7	16	3	1	0x1F7DF7D	25	0x0	0
17.5	8/7	20	3	2	0x00040010004002	56	0x0002	13
20	28/25	22.4	2	1	0x6EEEEEEED	35	0x0	0
28	8/7	32	1	1	0x1FFDFFD	25	0x0	0
4.375	8/7	5	12	2	0x122448912244892	59	0x12	7

Appendix E: Background Information on TYPE 1 – 3 Interconnects (Informative)

TYPE 1 channel is defined as a serial interconnect at 768 or 1536 Mbaud data rate across backplane and cable while TYPE 2 channel is defined as a serial interconnect at 768 or 1536 Mbaud data rate across backplanes. Figure 71 illustrates TYPE 1 and TYPE 2 interconnects.




Figure 71: TYPE 1 and TYPE 2 Interconnects.

TYPE 3 Channel is defined as a serial interconnect at 768, 1536, or 3072Mbaud data rate across backplane or cable.

The backplane channel is defined as entirely passive link consists of two line cards interconnect across backplane through two OBSAI – RP3 backplane connectors as depicted in Figure 72 and meet the following limitations:

- Line Card maximum trace length is 100mm (4")
- Backplane maximum trace length is 800mm (31.5")
- 6 PTH's across the channel from Tx to Rx points

- 1 • Two OBSAI RP3 backplane connectors
- 2 • PCB materials is made of commonly used standard FR4




Figure 72: TYPE-3 Backplane Interconnect

The cable channel is defined as entirely passive link consists of two line cards interconnect across cable assembly terminated with OBSAI – RP3 front access connectors (Slim-I/O) as depicted in Figure 73 and meet the following limitations:

- Line Card maximum trace length is 50mm (2")
- Cable Assembly maximum length is 3m (9ft)
- 4 PTH's across the channel from Tx to Rx points
- Two OBSAI RP3 front access panel connectors (aka Slim-I/O)
- PCB materials is made of commonly used standard FR4
- Cable diameter and conductors AWG shall be determined based on the requirements (refer [11])




Figure 73: TYPE-3 Cable Interconnect

Glossary

Abbreviations

BB	Baseband module
BTS	Base transceiver system
C/D	Combiner and distributor
CCM	Control and clock module
DL	Downlink direction from BTS to RRUs
HW	Hardware
LC	Local Converter that interfaces to RP3 and RP1 and combines them to RP3-01 and vice versa. Local Converter is referred to as Local cabinet in [2].
OFDM	Orthogonal Frequency Division Multiplexing
OFDMA	Orthogonal Frequency Division Multiple Access
RP3-01	Extension of RP3 protocol where RP1 data is mapped into RP3 messages
RRU	Remote RF unit. RRU is referred to as Remote cabinet in [2].
SFN	System frame number
UL	Uplink direction from RRUs to BTS

Definition of Terms

None listed.

References

- [1] A.X Widmer and P.A. Franaszek, A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code,” IBM Journal of Research and Development, vol. 27, no. 5, pp. 440-451, Sept. 1983.
- [2] Open Base Station Architecture Initiative, BTS System Reference Document.
- [3] IEEE 802.3ae Standard for Information Technology – Local & Metropolitan Area Networks – Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications-- Media Access Control (MAC) Parameters, Physical Layer, and Management Parameters for 10 Gb/s Operation
- [4] Open Base Station Architecture Initiative, Reference Point 1 Specification, Section 8.4.
- [5] Open Base Station Architecture Initiative, Baseband Module Specification.
- [6] Open Base Station Architecture Initiative, RF Module Specification.
- [7] IEC 60793-2-10 (2002-3) Part 2-10: Product specifications sectional specification for category A1 multimode fibres, March 2002
- [8] IEC 60793-2-50 (2002-1) Part 2-50: Product specifications sectional specification for class B single-mode fibres, January 2002
- [9] INCINTS 352 – Fibre Channel 1998 Physical Interface (FC-PI’98), 1998.
- [10] IEEE 802.3 Standard for Information Technology – Telecommunication and Information Exchange Between Systems – Local and Metropolitan Area Networks – Specific Requirements Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications
- [11] Open Base Station Architecture Initiative, BTS System Reference Document, Appendix F.