Claim Language	Analysis
Claim 1	
[1] A method of encoding a signal, comprising:	To the extent this preamble is construed to be limiting, the Accused Products practice a method of encoding a signal. For example, the Accused Products implement the IEEE Standards, which provide a method of encoding a signal. For example, the IEEE 802.11n-2009 amendment to the IEEE 802.11-2007 standard and the IEEE 802.11-2012 version of the 802.11 standard include "low-density parity check (LDPC) encoding." An HT STA has PHY features consisting of the modulation and coding scheme (MCS) set described in 20.3.5 and physical layer convergence procedure (PLCP) protocol data unit (PPDU) formats described in 20.1.4. Some PHY features that distinguish an HT STA from a non-HT STA are referred to as multiple input, multiple output (MIMO) operation; spatial multiplexing (SM); spatial mapping (including transmit beamforming); space-time block coding (STBC); low-density parity check (LDPC) encoding: and antenna selection (ASEL). The allowed PPDU formats are non-HT format, HT-mixed format, and HT-greenfield format. The PPDUs may be transmitted with 20 MHz or 40 MHz bandwidth. IEEE 802.11n-2009 at § 5.2.9; IEEE 802.11-2012 at § 4.3.10; IEEE 802.11-2020 at § 4.3.13 (emphasis added).

Claim Language	Analysis								
		abilities Info field o bits. The structure o					in length, and	1 contain	s capability
	В0	B1	B2 B	3 В	4	B5	B6	B7	B8 B9
	LDPC Coo Capabili		SM Pow Save			rt GI for ) MHz	Short GI for 40 MHz	Tx STBC	Rx STBC
	B10	B11		B12	B13		B14		B15
	HT-Delaye Block Acl			SS/CCK in 40 MHz	Reserve	ed	Forty MHz Intolerant	Pr	GIG TXOP rotection Support
		Fig	jure 7 <b>-95</b> 0	o18—HT	Capabilitie	s Info	field		
		1n-2009 at § 7.3 6 (emphasis adde		2; IEEE 802.11-2012 at § 8.4.2.58.2; IEEE 802.11-2					
		Table 7-4	l3j—Subf	ields of t	he HT Cap	abilitie	es Info field		
	Subfield	Definitio	n			En	rcoding		
	LDPC Coding Capability	Indicates support to receiving LDPC co packets		Set to 0 if Set to 1 if	not supported	1			
		1n-2009 at Table ) at Table 9-184		ee also I	EEE 802.	11-202	12 at Table	8-124;	IEEE
	A STA shall not transmit a control response frame with TXVECTOR parameter FEC_CODING set to LDPC_CODING unless it is in response to a reception of a frame with the RXVECTOR parameter FEC_CODING set to LDPC_CODING.								

Claim Language		Analysis					
	IEEE 802.11n-2009 at § 9.6.0e.5.5; IEEE 802.11-2012 at § 9.7.6.5.5; IEEE 802.11-2020 at § 10.6.6.5.7 (emphasis added).						
		A STA shall not transmit a control frame that initiates a TXOP with the TXVECTOR parameter FEC_CODING set to a value of LDPC_CODING.					
		IEEE 802.11n-2009 at § 9.6.0e.7; IEEE 802.11-2012 at § 9.7.6.7; IEEE 802.11-2020 at § 10.6.6.7 (emphasis added)					
	LDPC coding was incorporated into the IEEE 802.11 standard via the 802.11n-2009 amendment. In general, the following sections of 802.11n discuss LDPC coding: § 9.7f, § 20.3.11.6, Annex G at sections G.2 and G.3 and Annex R.						
	9.7f LDPC operation						
	An HT STA shall not transmit a frame with the TXVECTOR parameter FORMAT set to HT_MF or HT_GF and the TXVECTOR parameter FEC_CODING set to LDPC_CODING unless the RA of the frame corresponds to a STA for which the LDPC Coding Capability subfield of the most recently received HT Capabilities element from that STA contained a value of 1 and the MIB variable dot11LDPCCodingOption-Enabled is set to TRUE.						
	Furthe	er restrictions on TXVE	CTOR parameter values may apply due to rules found in 9.13 and 9.6.				
	IEEE 802.11n-2009 at § 9.7f; <i>see also</i> IEEE 802.11-2012 at § 9.14; IEEE 802.11-2020 at § 10.15.						
	Table 20-1—TXVECTOR and RXVECTOR parameters						
	Parameter	Condition		L H R XVECTOR			

Claim Language	Analysis					
			* * *			
	CODIN	FORMAT is HT_MF or HT_GF	Indicates which FEC encoding is used. Enumerated type: BCC_CODING indicates binary convolutional code. LDPC_CODING indicates low-density parity check code.	Y	Y	
	FEC	Otherwise	Not present	Ν	Ν	
	Table 19 HT-mix the foll a) b) c) IEEE 80	9-1 (emphasis add xed format and HT-gr lowing blocks: <i>Scrambler</i> scramble <i>Encoder parser</i> , if (number of BCC em <i>FEC encoders</i> enco convolutional encod	reenfield format transmissions can be generated using a transmitter co s the data to reduce the probability of long sequences of 0s or 1s; see BCC encoding is to be used, demultiplexes the scrambled bits a coders for the Data field) BCC encoders, in a round robin manner. de the data to enable error correction. An FEC encoder may include ler followed by a puncturing device, or it may include an LDPC encoder 20.3.3 (emphasis added); see also IEEE 802.11-2012 a	onsisting 20.3.11. mong A le a bina der.	of 3. <i>Ves</i> nry	



CONFIDENTIAL

Claim Language	Analysis
	<ul> <li>Append the PSDU to the SERVICE field (see 20.3.11.1). If BCC encoding is to be used, as indicated by the FEC_CODING parameter of the TXVECTOR, tail bits are appended to the PSDU. If a single BCC encoder is used (i.e., when the value of N<sub>ES</sub> is 1), the bit string is extended by 6 zero bits. If two BCC encoders are used (i.e., when the value of N<sub>ES</sub> is 2), the bit string is extended by 12 zero</li> </ul>
	bits. The number of symbols, $N_{SYM}$ , is calculated according to Equation (20-32), and if necessary, the bit string is further extended with zero bits so that the resulting length is a multiple of $N_{SYM} \times N_{DBPS}$ , as described in 20.3.11. If LDPC encoding is to be used, as indicated by the FEC_CODING parameter of the TXVECTOR, the resulting bit string is padded, if needed, by repeating coded bits rather than using zero bits, as given in the encoding procedure of 20.3.11.6.5. The number of resulting symbols is given by Equation (20-41), and the number of repeated coded bits used for padding is given by Equation (20-42). The resulting bit string constitutes the DATA part of the packet.
	* * *
	<ul> <li>i) If BCC encoding is to be used, encode the extended, scrambled data string with a rate 1/2 convolutional encoder (see 17.3.5.5). Omit (puncture) some of the encoder output string (chosen according to puncturing pattern) to reach the desired coding rate, <i>R</i>. Refer to 20.3.11.5 for details. If LDPC encoding is to be used, encode the scrambled data stream according to 20.3.11.6.5.</li> </ul>
	j) Parse the coded bit stream that results from the BCC encoding or LDPC encoding into $N_{SS}$ spatial streams, where the value of $N_{SS}$ is determined from the MCS parameter of the TXVECTOR. See 20.3.11.7.2 for details.
	IEEE 802.11n-2009 at § 20.3.4 (emphasis added); <i>see also</i> IEEE 802.11-2012 at § 20.3.4; IEEE 802.11-2020 at § 19.3.4.
	20.3.9.4.3 HT-SIG definition
	The HT-SIG is used to carry information required to interpret the HT packet formats. The fields of the HT-SIG are described in Table 20-10.

Claim Language	Analysis						
	Table 20-10—HT-SIG fields						
	Field	Number of bits	Explanation and coding				
			* * *				
	FEC coding	1	Set to 1 for LDPC. Set to 0 for BCC.				
	IEEE 802.11n-2009 11; IEEE 802.11-20	-	3.9.4.3, Table 20-10; <i>see also</i> IEEE 802.11-2012 at Table 20- ble 19-11.				
	20.3.11 Data field						
	When BCC encoding is used, the Data field consists of the 16-bit SERVICE field, the PSDU, either six or twelve tail bits, depending on whether one or two encoding streams are represented, and pad bits. When LDPC encoding is used, the Data field consists of the 16-bit SERVICE field and the PSDU, processed by the procedure in 20.3.11.6.5.						
	IEEE 802.11n-2009 § 20.3.11.1; IEEE 8	-	3.11 (emphasis added); <i>see also</i> IEEE 802.11-2012 at 20 at § 19.3.11.1.				
	20.3.11.3 Coding						
	20.3.11.6. The encoder single FEC encoder i single encoder is used than 300 Mb/s. To det	er is selecte s always us , except tha termine who I. The opera	using either the BCC defined in 17.3.5.5 or the LDPC code defined in ed by the FEC coding field in the HT-SIG, as described in 20.3.9.4.3. A sed when LDPC coding is used. When the BCC FEC encoder is used, a t two encoders shall be used when the selected MCS has a PHY rate greater ether to use one or two BCC FEC encoders, the rate is calculated based on ation of the BCC FEC is described in 20.3.11.5. The operation of the LDPC				
	IEEE 802.11n-2009 § 20.3.11.4; IEEE 8	-	3.11.3 (emphasis added); <i>see also</i> IEEE 802.11-2012 at 20 at § 19.3.11.4.				

Claim Language		Analysis						
	<b>20.3.11.6.1 Introduction</b> HT LDPC codes are described in 20.3.11.6.2 through 20.3.11.6.6. These codes are optionally used in the HT system as a high-performance error correcting code instead of the convolutional code (20.3.11.5). The LDPC encoder shall use the rate-dependent parameters in Table 20-29 through Table 20-43, with the exception of the $N_{ES}$ parameter.							
		t § 20.3.11.6.1 (emphasis adde 2.11-2020 at § 19.3.11.7.	ed); see	also IEEE 802.1	1-2012 at			
		Table 20-23—HT PHY MIB attri	butes <i>(</i>	continued)				
		Managed object		Default value/range	Operational semantics			
	* * *							
		dot11PHYHTTak	ole					
		* * *						
	dot11LDPCCodingOptic	onImplemented	False/I	Boolean	Static			
	dot11LDPCCodingOptic	onActivated	False/I	Boolean	Dynamic			
	802.11-2020 at Table	tt Table 20-23; <i>see also</i> IEEE 8 19-24. Table 20-27—List of parameters			-24; IEEE			
	Parameter	Associate primitive		Value				
		* * *						

Claim Language		Analysis						
		FEC_CODING	PMD_TX_PARAMETERS.r	equest	Enumerate BCC_COI code.	DING indicates bi	nary convolutional	
	IEEE 802.11n-2009 a 20-28. A.4.19.2 HT PHY feat		at Table 20-27 (emphas atures	sis add	ed); <i>see c</i>	ulso IEEE 802	2.11-2012 at Table	
		Item	Protocol capability	Re	ferences	Status	Support	
				* * *				
		HTP2.6.1 Use	of LDPC codes	20.3	.11.6	CF16:0	Yes 🗆 No 🗆 N/A 🗆	
			at Annex A, § A.4.19.2 2.11-2020 at Annex B,	,		802.11-2012	at Annex B,	

Claim Language		А	nalysis		
	HEP8.2	LDPC with more than 4 spatial streams	27.3.12.5.2	CFHE80:M CFHE20:M	Yes 🗆 No 🗆 N/A 🗆
	HEP8.3	LDPC with 4 or fewer spatial streams	27.3.12.5.2	(HEP6.5 OR HEP6.6 OR HEP6.7):M	Yes 🗆 No 🗆 N/A 🗆
				((HEP3.2 OR HEP3.3 OR HEP3.4 OR HEP3.5) AND HEP2.1):M	
				(HEP6.1 OR HEP6.2 OR HEP6.3 OR HEP6.4):O	
				(HEP3.1 AND HEP2.1):O	
				CFHE20:O	
	IEEE 802.11	ax-2021 at Annex B, § B.4.33	.2.		
		E 802.11n-2009 at § 20.3.11.6 3, Annex L, Annex F; IEEE 80	, , ,	,	
	amendment incorporates	gh Throughput ("VHT") PHY to the IEEE 802.11-2012 stand the LDPC coding used in the the IEEE 802.11-2012 standa	lard, which use High Through	es LDPC codir	ig, is based on and

Claim Language	Analysis	
	22. Very High Throughput (VHT) PHY specification	
	22.1 Introduction	
	22.1.1 Introduction to the VHT PHY	
	Clause 22 specifies the PHY entity for a very high throughput (VHT) orthogonal frequency division multiplexing (OFDM) system.	
	In addition to the requirements in Clause 22, a VHT STA shall be capable of transmitting and receiving PPDUs that are compliant with the mandatory PHY specifications defined in Clause 20.	
	The VHT PHY is based on the HT PHY defined in Clause 20, which in turn is based on the OFDM PHY defined in Clause 18. The VHT PHY extends the maximum number of space-time streams supported to eight and provides support for downlink multi-user (MU) transmissions. A downlink MU transmission supports up to four users with up to four space-time streams per user with the total number of space-time streams not exceeding eight.	
	IEEE 802.11ac-2013 at § 22.1.1 (emphasis added).	
	22.3.10.5.4 LDPC coding	
	For a VHT SU PPDU using LDPC coding to encode the Data field, the LDPC code and encoding process described in 20.3.11.7 (LDPC codes) shall be used with the following modifications. First, all bits in the Data field including the scrambled SERVICE, PSDU, and pad bits are encoded. Thus, $N_{pld}$ for VHT PPDUs shall be computed using Equation (22-61) instead of Equation (20-35).	
	$N_{pld} = N_{SYM, init} N_{DBPS} $ (22-61)	
	where	
	$N_{SYM, init}$ is given by Equation (22-62)	
	$N_{SYM, init} = m_{STBC} \times \left[ \frac{8 \cdot \text{APEP\_LENGTH} + N_{service}}{m_{STBC} \cdot N_{DBPS}} \right] $ (22-62)	

Claim Language	Analysis
	where
	$m_{STBC}$ is equal to 2 when STBC is used, and 1 otherwise
	APEP_LENGTH is the TXVECTOR parameter APEP_LENGTH
	Following the calculation of $N_{pld}$ , $N_{avbits}$ shall be computed using Equation (22-63) instead of Equation (20-36).
	$N_{avbits} = N_{SYM, init} N_{CBPS} $ (22-63)
	In addition, if $N_{SYM}$ computed in Equation (20-41) in step (d) of 20.3.11.7.5 (LDPC PPDU encoding process) is greater than $N_{SYM,init}$ , then the LDPC Extra OFDM Symbol field of VHT-SIG-A shall be set to 1. Otherwise, the LDPC Extra OFDM Symbol field of VHT-SIG-A shall be set to 0.
	LDPC codes used in VHT MU PPDUs shall also follow the definitions in 20.3.11.7 (LDPC codes). Refer to 22.3.10.5.5 for a description of the LDPC encoding process for VHT MU PPDUs.
	IEEE 802.11ac-2013 at § 22.3.10.5.4 (emphasis added).
	The High Efficiency ("HE") PHY specification of the IEEE 802.11ax-2021 amendment to the IEEE 802.11-2020 standard, which uses LDPC coding, is based on and incorporates the LDPC coding used in the High Throughput ("HT") PHY, as defined in Clause 19 of the IEEE 802.11-2020 standard.

Claim Language	Analysis
	27. High-efficiency (HE) PHY specification
	27.1 Introduction
	27.1.1 Introduction to the HE PHY
	Clause 27 specifies the PHY entity for a high-efficiency (HE) orthogonal frequency division multiplexing (OFDM) system. In addition to the requirements in Clause 27, an HE STA shall be capable of transmitting and receiving PPDUs that are compliant with the mandatory requirements of the following PHY specifications:
	<ul> <li>Clause 19 and Clause 21 if the HE STA supports an operating channel width greater than or equal to 80 MHz and is operating in the 5 GHz band.</li> </ul>
	<ul> <li>Clause 19 and Clause 21 transmission and reception on 20 MHz channel width (see 26.17.1) if the HE STA is a 20 MHz-only non-AP HE STA and is operating in the 5 GHz band.</li> </ul>
	<ul> <li>Clause 19 if the HE STA is operating in the 2.4 GHz band.</li> </ul>
	<ul> <li>Clause 17 if the HE STA is operating in the 6 GHz band.</li> </ul>
	For 2.4 GHz band operation, the HE PHY is based on HT PHY defined in Clause 19, which in turn is based on the OFDM PHY defined in Clause 17.
	For 5 GHz band operation, the HE PHY is based on the VHT PHY defined in Clause 21, which in turn is based on the HT PHY defined in Clause 19, which in turn is further based on the OFDM PHY defined in Clause 17.
	IEEE 802.11ax-2021 at § 27.1.1 (emphasis added).

Claim Language	Analysis	
	27.3.12.5.2 LDPC coding	
	For an HE SU PPDU or HE ER SU PPDU using LDPC coding on the Data field, the LDPC coding pro- described in 19.3.11.7 shall be used with the following modifications:	ocess
	First, all bits in the Data field including the scrambled SERVICE, PSDU, and pre-FEC pad bits are encorr Thus, $N_{pld}$ for HE PPDUs shall be computed using Equation (27-68) instead of Equation (19-35).	oded.
	$N_{pld} = (N_{STM, init} - m_{STBC})N_{DBPS} + m_{STBC}N_{DBPS, last, init} $ (2)	7-68)
	where NSYM, init is defined in Equation (27-64).	
	$N_{avbits}$ shall be computed using Equation (27-69) instead of Equation (19-36).	
	$N_{avbits} = (N_{STM, init} - m_{STBC}) \cdot N_{CBPS} + m_{STBC} \cdot N_{CBPS, last, init} $ (2)	7-69)
	Using the pre-FEC padding factor $a$ , compute $N_{CBPS}$ of the last symbol using Equation (27-73).	
	$N_{CBPS, last} = \begin{cases} a \cdot N_{CBPS, shorp} & \text{if } a < 4\\ N_{CBPS}, & \text{if } a = 4 \end{cases} $ (27)	-73)
	The number of data bits of the last symbol is calculated as $N_{DBPS,last} = N_{DBPS,last,init}$	
	LDPC coding used in HE MU PPDUs shall also follow the definitions in 19.3.11.7. Refer to 27.3.12.5.4 a description of the LDPC encoding process for HE MU PPDUs.	for
	IEEE 802.11ax-2021 at § 27.3.12.5.2 (emphasis added).	
	On information and belief, products made or sold by Samsung that implem Standards do so in such a way that infringes this limitation. To the extent to contends that their LDPC encoding and/or decoding implementations do no infringe the limitations of this claim, such differences are insubstantial and limitations are satisfied under the doctrine of equivalents.	that Samsung ot literally

Claim Language	Analysis
<b>[1a]</b> receiving a collection of message bits having a first sequence in a source data stream;	The Accused Products receive a collection of message bits having a first sequence in a source data stream.
and strong,	For example, the Accused Products implement the IEEE Standards, which receive a collection of message bits having a first sequence in a source data stream.
	For example, the process of LDPC-encoding a signal per IEEE 802.11 includes receiving a collection of message bits having a first sequence in a source data stream. The IEEE 802.11 LDPC codes are block codes. Each source data stream to be encoded, <i>e.g.</i> an MPDU from the MAC layer, is divided into one or more collections of message bits as shown in Table 20-14.
	20.3.11.6.2 LDPC coding rates and codeword block lengths
	The supported coding rates, information block lengths, and codeword block lengths are described in Table 20-14.

Exhibit 2 – Preliminary	Claim (	Chart For	U.S. Patent	t No. 7.421.03	32

Claim Language	Analysis				
	Table 20-14—LDPC parameters				
		Coding rate (R)	LDPC information block length (bits)	LDPC codeword block length (bits)	
		1/2	972	1944	
		1/2	648	1296	
		1/2	324	648	
		2/3	1296	1944	
		2/3	864	1296	
		2/3	432	648	
		3/4	1458	1944	
		3/4	972	1296	
		3/4	486	648	
		5/6	1620	1944	
		5/6	1080	1296	
		5/6	540	648	
	§ 20.3.11.7.2; 8 20.3.11.6.3 LD For each of th rate 3/4, and rat $c=(i_0,i_1,,i_{(k-1)})$ parity bits obtai codeword block IEEE 802.11n-	802.11-2020 at <b>PC encoder</b> e three available of e 5/6 encoding. T ), of size $k$ , into a c ned so that $\mathbf{H} \times \mathbf{c}^T$ length ( $n$ ) is achie 2009 at § 20.3.	11.6.2 (emphasis added); § 19.3.11.7.2. codeword block lengths, the L he LDPC encoder is systematic codeword, c, of size $n$ , $c=(i_0,i_1,=0$ , where H is an $(n-k) \times n$ p wed via the LDPC PPDU encode 11.6.3 (emphasis added); D20 at § 19.3.11.7.3.	DPC encoder supports rate tic, i.e., it encodes an inforr $i_{(k-1)}$ , $p_0$ , $p_1$ ,, $p_{(n-k-1)}$ ), b parity-check matrix. The sel ling process described in 20.3	1/2, rate 2/3, nation block, by adding $n-k$ ection of the 3.11.6.5.



Claim Language	Analysis						
	G.2.1 The message for LDPC example 1						
	The message bei the well-known '	<u> </u>		2 characters (show	wn in <b>bold</b> ar	nd including l	line breaks) of
	<ul> <li>Joy, bright spark of divinity,</li> <li>Daughter of Elysium,</li> <li>Fire-insired we tread</li> <li>Thy sanctuary.</li> <li>Thy magic power re-unites</li> <li>All that custom has divided,</li> <li>All men become brothers</li> <li>Under the sway of thy gentle wings.</li> <li>The message is converted to ASCII; then it is prepended with an appropriate MAC header, and a CRC32 is added. The resulting 100 octets PSDU is shown in Table G.33.</li> <li>IEEE 802.11n-2009 at Annex G, § G.2.1; <i>see also</i> IEEE 8022.11-2012 at Annex L,</li> <li>§ L.2.1; IEEE 802.11-2020 at Annex I, § I.2.2.</li> <li>G.2.5 Encoding data for LDPC example 1</li> <li>The DATA with shortening bits are LDPC encoded as a single (<i>N<sub>CW</sub></i>=1) codeword (<i>L<sub>LDPC</sub></i>=944; R=3/4) as prescribed by paragraph (c) of 20.3.11.6.5. The results are given in Table G.37.</li> </ul>						
	NOTE—The LDPC encoder appends 486 bits (i.e., bits 1458–1943) after the shortening bits.						
	Table G.37—DATA bits for LDPC example 1 after LDPC encoding						
	Bit ##	Binary value b0 b7	Binary value b8 b15	Binary value b16 b23	Hex value	Hex value	Hex value
	0000-0023	01101100	00011001	10001001	0x6C	0x19	0x89
	0024-0047	10001111	01101000	00100001	0x8F	0x68	0x21



CONFIDENTIAL

Page 19 of 116



Page 20 of 116

Claim Language	Analysis
	20.3.11.6.3 LDPC encoder
	For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $\mathbf{c} = (i_0, i_1,, i_{(k-1)})$ , of size k, into a codeword, c, of size n, $\mathbf{c} = (i_0, i_1,, i_{(k-1)}, p_0, p_1,, p_{(n-k-1)})$ , by adding $n-k$ parity bits obtained so that $\mathbf{H} \times \mathbf{c}^T = 0$ , where <b>H</b> is an $(n-k) \times n$ parity-check matrix. The selection of the codeword block length (n) is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5.
	IEEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); see also IEEE 802.11-2012 at § 20.3.11.7.3; IEEE 802.11-2020 at § 19.3.11.7.3.
	As discussed above, the message bits are taken from (and thus "in") a "source data stream." The data stream is passed through to the MAC layer and then subsequently to the PHY layer. The PHY layer contains an LDPC encoder that receives the source data stream and then parses the data stream into blocks of message bits that are processed to generate a sequence of LDPC codewords. The 802.11 specification specifically describes how to take the message bits from the source data stream and parse the message bits into groups of message bits with specific first sequences. "A succession of LDPC codewords" results from LDPC encoding of the "message bits" in the "source data stream." <i>See, e.g.</i> , 802.11n-2009 at § 20.3.11.6.2-6; 802.11-2012 at § 20.3.11.7.2-6; 802.11-2020 at § 19.3.11.7.2-6.
	20.3.11.6.6 LDPC parser
	The succession of LDPC codewords that result from the encoding process of 20.3.11.6.5 shall be converted into a bitstream in sequential fashion. Within each codeword, bit $i_0$ is ordered first. The parsing of this encoded data stream into spatial streams shall follow exactly the parsing rules defined for the BCC encoder, as defined in 20.3.11.7.1. However, the frequency interleaver of 20.3.11.7.3 is bypassed.
	IEEE 802.11n-2009 at § 20.3.11.6.6 (emphasis added); <i>see also</i> IEEE802.11-2012 at § 20.3.11.7.6; IEEE 802.11-2020 at § 19.3.11.7.6.
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally

Claim Language	Analysis
	infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
	For example, to the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe because they do not receive a "stream" of bits, <i>e.g.</i> , because they receive a "block" of bits, the Accused Products would infringe under the doctrine of equivalents even if the Court were to adopt an unduly narrow interpretation of "stream" (when in reality "stream" and "block" are not mutually exclusive) because the Accused Products receive a sequence of information bits to be encoded. Whether the bits are received as a stream or as a block under such an interpretation is an insubstantial difference, particularly because even if bits are received as a stream, they must be formed into a block for LDPC encoding. Thus, both scenarios accomplish substantially the same function of obtaining data to be encoded, in substantially the same result of preparing data for encoding by the LDPC encoder.
<b>[1b]</b> generating a sequence of parity bits, wherein each parity bit " $x_j$ " in the sequence is in accordance with the formula	The Accused Products generate a sequence of parity bits, wherein each parity bit "x <sub>j</sub> " in the sequence is in accordance with the formula $x_j = x_{j-1} + \sum_{i=1}^{a} v_{(j-1)a+i}$ , where "x <sub>j-1</sub> " is the value of a parity bit "j-l," and $\sum_{i=1}^{a} v_{(j-1)a+i}$ is the value of a sum of "a" randomly chosen irregular repeats of the message bits.
$x_{j} = x_{j-1} + \sum_{i=1}^{a} v_{(j-1)a+i}$ where "x_{j-1}" is the value of a parity bit "j-1,"	For example, the Accused Products implement the IEEE Standards, which generate a sequence of parity bits, wherein each parity bit " $x_j$ " in the sequence is in accordance with the formula $x_j = x_{j-1} + \sum_{i=1}^{a} v_{(j-1)a+i}$ , where " $x_{j-i}$ " is the value of a parity bit " $j$ -l," and $\sum_{i=1}^{a} v_{(j-1)a+i}$ is the value of a sum of "a" randomly chosen irregular repeats of the message bits.
and $\sum_{i=1}^{a} v_{(j-1)a+i}$	The use of LDPC coding requires the generation of parity bits. The LDPC codes are systematic codes wherein each codeword is formed by combining the message bits with parity bits.

Claim Language	Analysis
is the value of a sum of "a" randomly chosen irregular repeats of the message	20.3.11.6.3 LDPC encoder
bits; and	<ul> <li>For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, c=(i<sub>0</sub>,i<sub>1</sub>,, i<sub>(k-1)</sub>), of size k, into a codeword, c, of size n, c=(i<sub>0</sub>,i<sub>1</sub>,, i<sub>(k-1)</sub>, p<sub>0</sub>, p<sub>1</sub>,, p<sub>(n-k-1)</sub>), by adding n-k parity bits obtained so that H×c<sup>T</sup> = 0, where H is an (n-k)×n parity-check matrix. The selection of the codeword block length (n) is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5.</li> <li>IEEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); see also IEEE 802.11-2012 at § 20.3.11.7.3; IEEE 802.11-2020 at § 19.3.11.7.3.</li> <li>For example, the LDPC encoder outputs a codeword "c" of size "n" that includes "k" information bits and "n-k" parity bits. The bits p<sub>0</sub> through p<sub>(n-k-1)</sub> are the a "sequence of</li> </ul>
	parity bits." 20.3.11.6.6 LDPC parser
	The succession of LDPC codewords that result from the encoding process of 20.3.11.6.5 shall be converted into a bitstream in sequential fashion. Within each codeword, bit $i_0$ is ordered first. The parsing of this encoded data stream into spatial streams shall follow exactly the parsing rules defined for the BCC encoder, as defined in 20.3.11.7.1. However, the frequency interleaver of 20.3.11.7.3 is bypassed.
	IEEE 802.11n-2009 at § 20.3.11.6.6 (emphasis added); <i>see also</i> IEEE 802.11-2012 at § 20.3.11.7.6; IEEE 802.11-2020 at § 19.3.11.7.6.



Claim Language	Analysis
	$p_{108} = p_{81} + c_4$
	$p_{135} = p_{108} + c_5$
	$p_{162} = p_{135} + c_6$
	$p_{189} = p_{162} + c_7$
	$p_{216} = p_{189} + c_8$
	The 802.11 standard has specified LDPC codes where the recursive relationship between the parity bits does not use strictly ascending parity bit indices. Nonetheless, the parity bits are still generated in accordance with formulate $x_j = x_{j-1} + \sum_{i=1}^{a} v_{(j-1)a+i}$ .
	For example, let $x_1 = p_1$ , $x_2 = p_{54}$ , $x_3 = p_{81}$ , $x_4 = p_{108}$ , $x_5 = p_{135}$ , $x_6 = p_{162}$ , $x_7 = p_{189}$ and $x_8 = p_{216}$ . It can be seen that $x_i$ is still a sequence of parity bits. It is simply in a different order than the parity bits $p_i$ . Now, writing the relationships above again provides:
	$\mathbf{x}_1 = \mathbf{c}_1$
	$\mathbf{x}_2 = \mathbf{x}_1 + \mathbf{c}_2$
	$\mathbf{x}_3 = \mathbf{x}_2 + \mathbf{c}_3$
	$\mathbf{x}_4 = \mathbf{x}_3 + \mathbf{c}_4$
	$\mathbf{x}_5 = \mathbf{x}_4 + \mathbf{c}_5$
	$\mathbf{x}_6 = \mathbf{x}_5 + \mathbf{c}_6$
	$\mathbf{x}_7 = \mathbf{x}_6 + \mathbf{c}_7$
	$\mathbf{x}_8 = \mathbf{x}_7 + \mathbf{c}_8$
	This can be written as:
	$x_j = x_{j-1} + c_j$
	Thus each parity bit $x_j$ is in accordance with

Claim Language	Analysis
	$x_j = x_{j-1} + \sum_{i=1}^{a} v_{(j-1)a+i}$
	as long as $c_j = \sum_{i=1}^{a} v_{(j-1)a+i}$
	which is shown below.
	Alternatively, these parity bits may be written as follows, which also meets the limitation of this section:
	$p_1 = c_1$ $p_{54} = p_1 + c_2$
	$p_{81} = p_{54} + c_3$
	$p_{108} = p_{81} + c_4$ $p_{135} = p_{108} + c_5$
	$p_{216} = p_1 + c'_6$ $p_{189} = p_{216} + c'_7$
	$p_{162} = p_{189} + c'_8$
	For avoidance of doubt, the (648, 432) code used here as an example has 216 parity bits. Only eight of the parity bits have been shown here for brevity. However, the remaining parity bits are also generated in accordance with the same equation, i.e. $x_j = x_{j-1} + \sum_{i=1}^{a} v_{(j-1)a+i}$ .
	Further, $\sum_{i=1}^{a} v_{(j-1)a+i}$ is the value of a sum of "a" randomly chosen irregular repeats of the message bits.

Exhibit 2 – Preliminar	v Claim Char	rt For U.S. Pat	tent No. 7.421.032
	y Channi Chai		

Claim Language	Analysis
	Each of the $c_j = \sum_{i=1}^{a} v_{(j-1)a+i}$ values is the sum of a message bits. For example, the (648, 432) code has $c_j$ values as follows:
	$c_1 = i_6 + i_{14} + i_{16} + i_{17} + \ldots + i_{423} + i_{427}$
	$c_2 = i_{24} + i_{52} + i_{67} + i_{127} + i_{163} + i_{219} + i_{304} + i_{366} + i_{422}$
	$c_3 = i_9 + i_{35} + i_{68} + i_{91} + i_{161} + i_{189} + i_{287} + i_{331} + i_{387}$
	$c_4 = i_{15} + i_{28} + i_{73} + i_{106} + i_{128} + i_{167} + i_{216} + i_{268} + i_{303}$
	$c_5 = i_9 + i_{39} + i_{58} + i_{107} + i_{137} + i_{195} + i_{295} + i_{363} + i_{421}$
	$c_6 = i_5 + i_{13} + i_{15} + i_{16} + \ldots + i_{422} + i_{426}$
	$c_7 = i_5 + i_{48} + i_{62} + i_{100} + i_{159} + i_{205} + i_{250} + i_{310} + i_{368}$
	$c_8 = i_{13} + i_{49} + i_{74} + i_{91} + i_{127} + i_{185} + i_{233} + i_{288} + i_{426}$
	The number of bits summed, "a," in each of these equations is 63, 9, 9, 9, 9, 55, 9, 9.
	The alternative representation is reproduced here:
	$p_1 = c_1$
	$p_{54} = p_1 + c_2$
	$p_{81} = p_{54} + c_3$
	$p_{108} = p_{81} + c_4$
	$p_{135} = p_{108} + c_5$
	$p_{216} = p_1 + c'_6$
	$p_{189} = p_{216} + c_7'$
	$p_{162} = p_{189} + c'_8$

Claim Language	Analysis
	In this representation, $p_1$ , $p_{54}$ , $p_{81}$ , $p_{108}$ and $p_{135}$ are determined exactly the same way. Thus, only analysis of $p_{216}$ , $p_{189}$ , $p_{162}$ is needed. Starting with $c'_6$ , it is also the sum "a" of message bits as shown below:
	${\it C}_6'=i_{16}+i_{37}+i_{64}+i_{100}+i_{155}+i_{214}+i_{245}+i_{341}+i_{403}$
	With respect to $c'_7$ , it relates $p_{189}$ to $p_{216}$ . $C_8$ also does this. Thus, they are equal:
	$c'_7 = c_8 = i_{13} + i_{49} + i_{74} + i_{91} + i_{127} + i_{185} + i_{233} + i_{288} + i_{426}$
	Likewise, $c'_8$ and c7 relate $p_{162}$ to $p_{189}$ and are equal to each other:
	$c'_8 = c_7 = i_5 + i_{48} + i_{62} + i_{100} + i_{159} + i_{205} + i_{250} + i_{310} + i_{368}$
	In this alternative representation, the number of information bits summed for summed for c1, c2, c3, c4, c5, $c'_6$ , $c'_7$ and $c'_8$ is 63, 9, 9, 9, 9, 9, 9 and 9, respectively.
	Thus the sum terms $\sum_{i=1}^{a} v_{(j-1)a+i}$ are sums of message bits with an associated "a" values.
	Further, 802.11 LDPC codes use an irregular repeat of message bits. For example, an analysis of an exemplary Tanner Graph for the (648, 432) code ( <i>See</i> Appendix B) yields the following frequencies of irregularly repeated message bits:
	$f_5 = 18.75\%$
	$f_6 = 31.25\%$
	$f_7 = 12.5\%$
	$f_8 = 18.75\%$
	$f_{13} = 6.25\%$
	$f_{15} = 12.5\%$
	In this example, 81 info bits are repeated 5 times, 135 are repeated 6 times, 54 are repeated 7 times, 81 are repeated 8 times, 27 are repeated 13 times, and 54 are repated 15 times. Thus, the message bits are repeated irregularly. These frequencies are illustrative only; to

Claim Language	Analysis
	the extent the Accused Products use alternative frequencies, they literally infringe so long as at least two message bits appear with different frequency.
	Finally, the sum $\sum_{i=1}^{a} v_{(j-1)a+i}$ is of "a" "randomly chosen" irregular repeats of the message bits. In the field of error control coding, randomly chosen includes the use of fixed randomization functions. Random selections may be made with permutations or interleavers.
	The 802.11 standard defines a codeword $\mathbf{c} = (i_0, i_1, \dots, i_{(k-1)}, p_0, p_1, \dots, p_{(n-k-1)})$ , with information bits <i>i</i> and parity bits <i>p</i> . The parity bits <i>p</i> may be determined from a parity check matrix <b>H</b> by computing $\mathbf{H} \ge \mathbf{c}^{\mathrm{T}} = 0$ .
	20.3.11.6.3 LDPC encoder
	For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $\mathbf{c} = (i_0, i_1,, i_{(k-1)})$ , of size k, into a codeword, <b>c</b> , of size n, $\mathbf{c} = (i_0, i_1,, i_{(k-1)}, p_0, p_1,, p_{(n-k-1)})$ , by adding $n-k$ parity bits obtained so that $\mathbf{H} \times \mathbf{c}^T = 0$ , where <b>H</b> is an $(n-k) \times n$ parity-check matrix. The selection of the codeword block length (n) is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5.
	IEEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); <i>see also</i> IEEE 802.11-2012 at § 20.3.11.7.3; IEEE 802.11-2020 at § 19.3.11.7.3.
	The parity check matrix <b>H</b> for each block size and code rate is defined in Tables R.1 to R.3 of the 802.11n-2009 amendment, and in Tables F-1 to F-3 of the 802.11-2012 standard and the 802.11-2020 standard.
	Table R.1 defines the matrix prototypes of the parity-check matrices for a codeword block length $n=648$ bits, with a subblock size $Z=27$ bits.
	Table R.1—Matrix prototypes for codeword block length <i>n</i> =648 bits, subblock size is <i>Z</i> = 27 bits
	* * *

Claim Language	Analysis
	(c) Coding rate $R = 3/4$ . 16 17 22 24 9 3 14 - 4 2 7 - 26 - 2 - 21 - 1 0 25 12 12 3 3 26 6 21 - 15 22 - 15 - 4 16 - 0 0 25 18 26 16 22 23 9 - 0 - 4 - 4 - 8 23 11 0 0 9 7 0 1 17 7 3 - 3 23 - 16 - 21 - 0 - 0 - 0 0 - 24 5 26 7 1 - 15 24 15 - 8 - 13 - 13 - 11 0 0 2 2 19 14 24 1 15 19 - 21 - 2 - 24 - 3 - 2 1 - 0 - 0 0
	IEEE 802.11n-2009 at Annex R, Table R.1; <i>see also</i> IEEE 802.11-2012 at Annex F, Table F-1; IEEE 802.11-2020 at Annex F, Table F-1.
	Each of the parity-check matrices can be partitioned into square subblocks (submatrices) of size $Z \times Z$ . These submatrices are either cyclic-permutations of the identity matrix or null submatrices. The cyclic-permutation matrix $P_i$ is obtained from the $Z \times Z$ identity matrix by cyclically shifting the columns to the right by <i>i</i> elements. The matrix $P_0$ is the $Z \times Z$ identity matrix. Figure 20-12 illustrates examples (for a subblock size of $8 \times 8$ ) of cyclic-permutation matrices $P_i$ .
	$P_{0} = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}, P_{1} = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}, P_{5} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \end{bmatrix}$
	Figure 20-12—Examples of cyclic-permutation matrices with Z=8 Table R.1 displays the "matrix prototypes" of parity-check matrices for all four coding rates at block length $n$ =648 bits. The integer <i>i</i> denotes the cyclic-permutation matrix $P_i$ , as illustrated in Figure 20-12. Vacant entries of the table denote null (zero) submatrices.

Claim Language	Analysis
	IEEE 802.11n-2009 at § 20.3.11.6.4; <i>see also</i> IEEE 802.11-2012 at § 20.3.11.7.4; IEEE 802.11-2020 at § 19.3.11.7.4.
	The parity check matrices may also be represented as a combination of two matrices, $\mathbf{H}_1$ and $\mathbf{H}_2$ , where $\mathbf{H} = [\mathbf{H}_1 \mathbf{H}_2]$ , $\mathbf{H}_1$ is an (n-k) x k matrix, and $\mathbf{H}_2$ is an (n-k) x (n-k) matrix, such that $\mathbf{H}_1$ x $i^{\mathrm{T}} + \mathbf{H}_2$ x $p^{\mathrm{T}} = 0$ , $i = (i_0, i_1, \dots, i_{(k-1)})$ and $p = (p_0, p_1, \dots, p_{(n-k-1)})$ .
	The irregular repeats are chosen via a randomizing function as specified by the parity check matrices, H, in the 802.11 standard.
	Annex G of IEEE 802.11n-2009 and Annex L of IEEE 802.11-2012 and Annex I of IEEE 802.11-2020 provide examples of calculating the sequence of parity bits, and further illustrate randomly chosen irregular repeats of the message bits.
	G.2.1 The message for LDPC example 1
	The message being encoded consists of the first 72 characters (shown in <b>bold</b> and including line breaks) of the well-known "Ode to Joy" by F. Schiller:
	Joy, bright spark of divinity, Daughter of Elysium, Fire-insired we tread Thy sanctuary. Thy magic power re-unites All that custom has divided, All men become brothers Under the sway of thy gentle wings.
	The message is converted to ASCII; then it is prepended with an appropriate MAC header, and a CRC32 is added. The resulting 100 octets PSDU is shown in Table G.33.
	IEEE 802.11n-2009 at Annex G, § G.2.1; <i>see also</i> IEEE 802.11-2012 at Annex L, § L.2.1; IEEE 802.11-2020 at Annex I, § I.2.2.

Claim Language			A	nalysis			
	G.2.5 Enco	ding data for	LDPC examp	ole 1			
	prescribed by p	paragraph (c) of 2	20.3.11.6.5. The	results are given	in Table G.37	7.	=944; R=3/4) as
			nds 486 bits (i.e., bi ΓA bits for LD				ıg
	Bit ##	Binary value b0 b7	Binary value b8 b15	Binary value b16 b23	Hex value	Hex value	Hex value
	0000-0023	01101100	00011001	10001001	0x6C	0x19	0x89
	0024-0047	10001111	01101000	00100001	0x8F	0x68	0x21
				* * *			
	1896–1919	00100011	10011011	00110110	0x23	0x9B	0x36
	1920–1943	00111110	00010101	00010001	0x3E	0x15	0x11
	IEEE 802.11n-2 IEEE 802.11-20			see also IEEE	802.11-20	12 at Anne	ex L, § L.2.5;
	See also IEEE 8 § L.3.1, L.3.5; ]					02.11-2012	2 at Annex L,
	See also Appen exemplary Tan	,	ating randomly	y chosen irreg	ular repeat	s of the me	essage bits in
	On information Standards do so contends that the infringe the lim limitations are s	o in such a wa neir LDPC end itations of thi	y that infringe coding and/or s claim, such	es this limitation decoding imp differences are	on. To the lementatio e insubstan	extent that ons do not l	Samsung iterally

Claim Language	Analysis
	For example, to the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe because they do not "repeat" information bits, <i>e.g.</i> , by construing "repeat" to require copies of information bits to be stored in a separate memory, the Accused Products would infringe under the doctrine of equivalents because each information bit is used multiple times in the first encoding, and appears in a plurality of sums of information bits at the check nodes. Whether or not the information bits are duplicated and separately stored in memory before they are summed or combined is an insubstantial difference: both scenarios accomplish substantially the same function of summing pluralities of information bits at the check nodes, in substantially the same way, <i>i.e.</i> , by directing each information bit to a plurality of check nodes to be summed or combined, and accomplish substantially the same result of forming the first encoded data block.
<b>[1c]</b> making the sequence of parity bits available for transmission in a transmission data stream.	The Accused Products make the sequence of parity bits available for transmission in a transmission data stream.
	For example, the Accused Products implement the IEEE Standards, which make the sequence of parity bits available for transmission in a transmission data stream.
	For example, the LDPC encoder makes available for transmission a codeword "c" of size "n" that includes "k" information bits and "n-k" parity bits in a transmission data stream.
	20.3.11.6.3 LDPC encoder
	For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $\mathbf{c} = (i_0.i_1,,i_{(k-1)})$ , of size k, into a codeword, <b>c</b> , of size n, $\mathbf{c} = (i_0.i_1,,i_{(k-1)}, p_0, p_1,, p_{(n-k-1)})$ , by adding $n-k$ parity bits obtained so that $\mathbf{H} \times \mathbf{c}^T = 0$ , where <b>H</b> is an $(n-k) \times n$ parity-check matrix. The selection of the codeword block length $(n)$ is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5.
	IEEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); <i>see also</i> IEEE802.11-2012 at § 20.3.11.7.3; IEEE 802.11-2020 at § 19.3.11.7.3.

Claim Language	Analysis
	20.3.11.6.6 LDPC parser
	The succession of LDPC codewords that result from the encoding process of 20.3.11.6.5 shall be converted into a bitstream in sequential fashion. Within each codeword, bit $i_0$ is ordered first. The parsing of this encoded data stream into spatial streams shall follow exactly the parsing rules defined for the BCC encoder, as defined in 20.3.11.7.1. However, the frequency interleaver of 20.3.11.7.3 is bypassed.
	IEEE 802.11n-2009 at § 20.3.11.6.6 (emphasis added); <i>see also</i> IEEE802.11-2012 at § 20.3.11.7.6; IEEE 802.11-2020 at § 19.3.11.7.6.
	(c)       Data       Shortened       Data       Shortened       Data       Bits       Bits </th
	(Discard Shortened Bits) Data Parity Bits Bits Bits Data Bits Bits Bits Bits Bits Bits Copy Repeat Bits Copy Repeat Bits
	Figure 20-13—LDPC PPDU encoding padding and puncturing of a single codeword
	IEEE 802.11n-2009 at Figure 20-13; <i>see also</i> IEEE 802.11-2012 at Figure 20-13; IEEE 802.11-2020 at Figure 19-13.



CONFIDENTIAL

Analysis
ccused Products practice the method of claim 1. <i>bra</i> [1]-[1c]. Accused Products, the sequence of parity bits is generated is in accordance with "a" constant. ample, the Accused Products implement the IEEE Standards, and in said standards uence of parity bits is generated is in accordance with "a" being constant. is of the twelve codes defined in the standard reveals that the following values for ng used when generating the sequence of parity bits: (1944, 974) - 5, 6, 57 (1296, 648) - 5, 6, 57 (648, 324) - 5, 6, 53 (1944, 1296) - 9, 65 (1296, 864) - 9, 69 (648, 432) - 9, 63 (1944, 1458) - 12, 72 (1296, 972) - 12, 13, 73 (648, 486) - 12, 13, 67 (1944, 1620) - 17, 18, 70 (1296, 1080) - 19, 74 (648, 540) - 20, 75

CONFIDENTIAL
Claim Language	Analysis				
	At least the (648, 432) and (1944,1458) codes infringe this limitation under the doctrine of equivalents. Each subset of message bits in these codes contains either a first number of message bits, $a$ , or a number of message bits that is a multiple of $a$ . For example, in the (1944, 1458) code, each subset contains either 12 or $6 * 12 = 72$ message bits. The larger subsets can be equivalently represented as a sequence of smaller subsets, wherein only the final parity bit generated by the sequence is used in the codeword. For example, a subset of 72 can be equivalently generated using six subsets of 12, in which the parity bits generated by the first five subsets are not used—which would literally infringe claim 7. Whether a single large subset or a plurality of smaller subsets are used is insubstantial: in both scenarios, substantially the same function of generating parity bits from sums of message bits is performed, in substantially the same way, <i>i.e.</i> , accumulating subsets of message bits, to obtain substantially the same result of encoding a codeword using an encoding operation with linear time complexity.				
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.				
Claim 3					
[3] The method of claim 1, wherein the sequence of parity bits is generated is in accordance with "a" varying for different parity bits.	The Accused Products practice the method of claim 1. See <i>supra</i> [1]-[1c]. In the Accused Products, the sequence of parity bits is generated is in accordance with "a" varying for different parity bits. For example, the Accused Products implement the IEEE Standards, and in said standards				
	the sequence of parity bits is generated is in accordance with "a" varying for different parity bits.				

Claim Language	Analysis
	As shown below, the parity check matrices of the LDPC codes in the 802.11 standard use a dual diagonal pattern. This dual diagonal pattern permits efficient encoding.
	The 802.11 standard defines a codeword $\mathbf{c} = (i_0, i_1, \dots, i_{(k-1)}, p_0, p_1, \dots, p_{(n-k-1)})$ , with information bits <i>i</i> and parity bits <i>p</i> . The parity bits <i>p</i> may be determined from a parity check matrix <b>H</b> by computing $\mathbf{H} \ge \mathbf{c}^{T} = 0$ .
	20.3.11.6.3 LDPC encoder
	For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $c=(i_0,i_1,,i_{(k-1)})$ , of size k, into a codeword, c, of size n, $c=(i_0,i_1,,i_{(k-1)}, p_0, p_1,, p_{(n-k-1)})$ , by adding n-k parity bits obtained so that $\mathbf{H} \times \mathbf{c}^T = 0$ , where <b>H</b> is an $(n-k) \times n$ parity-check matrix. The selection of the codeword block length (n) is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5. IEEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); see also IEEE 802.11-2012 at § 20.3.11.7.3; IEEE 802.11-2020 at § 19.3.11.7.3.
	The parity check matrix <b>H</b> for each block size and code rate is defined in Tables R.1 to R.3 of the 802.11n-2009 amendment, and in Tables F-1 to F-3 of the 802.11-2012 standard and the 802.11-2020 standard.
	Table R.1 defines the matrix prototypes of the parity-check matrices for a codeword block length $n=648$ bits, with a subblock size $Z=27$ bits.
	Table R.1—Matrix prototypes for codeword block length <i>n</i> =648 bits, subblock size is <i>Z</i> = 27 bits
	* * *

Claim Language	Analysis										
	(c) Coding rate $R = 3/4$ . 16 17 22 24 9 3 14 - 4 2 7 - 26 - 2 - 21 - 10 25 12 12 3 3 26 6 21 - 15 22 - 15 - 4 16 - 00 25 18 26 16 22 23 9 - 0 - 4 - 4 - 8 23 11 00 9 7 0 1 17 7 3 - 3 23 - 16 - 21 - 0 - 00 - 24 5 26 7 1 - 15 24 15 - 8 - 13 - 13 - 11 00 2 2 19 14 24 1 15 19 - 21 - 2 - 24 - 3 - 2 1 - 0 - 0										
	IEEE 802.11n-2009 at Annex R, Table R.1; <i>see also</i> IEEE 802.11-2012 at Annex F, Table F-1; IEEE 802.11-2020 at Annex F, Table F-1.										
	Each of the parity-check matrices can be partitioned into square subblocks (submatrices) of size $Z \times Z$ . These submatrices are either cyclic-permutations of the identity matrix or null submatrices. The cyclic-permutation matrix $P_i$ is obtained from the $Z \times Z$ identity matrix by cyclically shifting the columns to the right by <i>i</i> elements. The matrix $P_0$ is the $Z \times Z$ identity matrix. Figure 20-12 illustrates examples (for a subblock size of $8 \times 8$ ) of cyclic-permutation matrices $P_i$ .										
	$P_{0} = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}, P_{1} = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}, P_{5} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \end{bmatrix}$										
	Figure 20-12—Examples of cyclic-permutation matrices with Z=8 Table R.1 displays the "matrix prototypes" of parity-check matrices for all four coding rates at block length $n$ =648 bits. The integer <i>i</i> denotes the cyclic-permutation matrix $P_i$ , as illustrated in Figure 20-12. Vacant entries of the table denote null (zero) submatrices.										

Claim Language	Analysis
	IEEE 802.11n-2009 at § 20.3.11.6.4; <i>see also</i> IEEE 802.11-2012 at § 20.3.11.7.4; IEEE 802.11-2020 at § 19.3.11.7.4.
	The parity check matrices may also be represented as a combination of two matrices, <b>H</b> <sub>1</sub> and <b>H</b> <sub>2</sub> , where <b>H</b> = [ <b>H</b> <sub>1</sub> <b>H</b> <sub>2</sub> ], <b>H</b> <sub>1</sub> is an (n-k) x k matrix, and <b>H</b> <sub>2</sub> is an (n-k) x (n-k) matrix, such that <b>H</b> <sub>1</sub> x $i^{T}$ + <b>H</b> <sub>2</sub> x $p^{T}$ = 0, $i = (i_{0}, i_{1},, i_{(k-1)})$ and $p = (p_{0}, p_{1},, p_{(n-k-1)})$ .
	The parity check matrices may be used to generate a Tanner Graph that reflects the code structure. The Tanner Graph representation of the 802.11 parity check matrices show the varying values of <i>a</i> used. For example, the figure below illustrates an exemplary Tanner Graph for the (648, 486) ( $R = 3/4$ ) code.
	Taner Graph for (648,486), Rate 3/4 Code





CONFIDENTIAL

Page 41 of 116

Claim Language	Analysis					
	(1296, 972) - 12, 13, 73					
	(648, 486) - 12, 13, 67					
	(1944, 1620) – 17, 18, 70					
	(1296, 1080) – 19, 74					
	(648, 540) – 20, 75					
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.					
Claim 4						
[4] The method of claim 1, wherein	The Accused Products practice the method of claim 1.					
generating the sequence of parity bits comprises performing recursive	See <i>supra</i> [1]-[1c].					
modulo two addition operations on the random sequence of bits.	In the Accused Products, generating the sequence of parity bits comprises performing recursive modulo two addition operations on the random sequence of bits.					
	For example, the Accused Products implement the IEEE Standards, and in said standards generating the sequence of parity bits comprises performing recursive modulo two addition operations on the random sequence of bits.					
	The calculation of the parity bits per claim 1 is already recursive, as required by:					
	$x_j = x_{j-1} + \sum_{i=1}^{a} v_{(j-1)a+i}$					
	All arithmetic in the 802.11 LDPC codes is performed using modulo two arithmetic including modulo two addition.					

Claim Language	Analysis
	For example, Annex T of the 802.11n-2009 amendment discloses a "waveform generator tool [that was] written to model the PHY transmission process described in Clause 17, Clause 19, and Clause 20." <i>See</i> 802.11n-2009 at Annex T, § T.1. The waveform generator tool is written in Matlab format and is available in IEEE 802.11 document 11-06/1715. <i>See id.</i> ; <i>see also</i> IEEE 802.11 11-06/1715. The waveform generator tool includes a function named ldpc_encode(inp,ldpc_params) that performs LDPC encoding. See IEEE doc. 11-06/1715 pp. 14-16. This function contains the lines:
	% generate parity
	<pre>parity = bitand((generator_matrix* ldpc_bits) , 1);</pre>
	This line shows that the parity bits of the 802.11 LDPC codes are generated with "modulo two addition operations ." Specifically, the bitand() function in Matlab performs a bitwise AND operation. In the code above, a generator matrix is multipled by the ldpc_bits, which are the information bits as indicated in the preceeding lines of the Matlab code. The result of this multiplication is then bitwise AND'ed with 1, which means the least significant bit is maintained. Thus, the parity bit generation is performed using mod-2 summing.
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
Claim 5	
[5] The method of claim 1, wherein generating the sequence of parity bits comprises:	The Accused Products practice the method of claim 1. See <i>supra</i> [1]-[1c].

Claim Language	Analysis
<b>[5a]</b> generating a random sequence of bits that repeats each of the message bits one or more times with the repeats of the message bits being distributed in	The Accused Products generate a random sequence of bits that repeats each of the message bits one or more times with the repeats of the message bits being distributed in a random sequence, wherein different fractions of the message bits are each repeated a different number of times and the number of repeats for each message bit is irregular.
a random sequence, wherein different fractions of the message bits are each repeated a different number of times and the number of repeats for each message bit is irregular; and	For example, the Accused Products implement the IEEE Standards, which generate a random sequence of bits that repeats each of the message bits one or more times with the repeats of the message bits being distributed in a random sequence, wherein different fractions of the message bits are each repeated a different number of times and the number of repeats for each message bit is irregular.
	As shown below, the parity check matrices of the LDPC codes in the 802.11 standard use a dual diagonal pattern. This dual diagonal pattern permits efficient encoding.
	The 802.11 standard defines a codeword $\mathbf{c} = (i_0, i_1, \dots, i_{(k-1)}, p_0, p_1, \dots, p_{(n-k-1)})$ , with information bits <i>i</i> and parity bits <i>p</i> . The parity bits <i>p</i> may be determined from a parity check matrix <b>H</b> by computing $\mathbf{H} \ge \mathbf{c}^{T} = 0$ .
	20.3.11.6.3 LDPC encoder
	For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $c=(i_0,i_1,,i_{(k-1)})$ , of size k, into a codeword, c, of size n, $c=(i_0,i_1,,i_{(k-1)}, p_0, p_1,, p_{(n-k-1)})$ , by adding n-k parity bits obtained so that $\mathbf{H} \times \mathbf{c}^T = 0$ , where <b>H</b> is an $(n-k) \times n$ parity-check matrix. The selection of the codeword block length (n) is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5.
	IEEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); <i>see also</i> IEEE 802.11-2012 at § 20.3.11.7.3; IEEE 802.11-2020 at § 19.3.11.7.3.
	The parity check matrix <b>H</b> for each block size and code rate is defined in Tables R.1 to R.3 of the 802.11n-2009 amendment, and in Tables F-1 to F-3 of the 802.11-2012 standard and the 802.11-2020 standard.

Claim Language	Analysis																					
	Table R.1 defines the matrix prototypes of the parity-check matrices for a codeword block length $n=648$ bits, with a subblock size $Z=27$ bits.									s,												
	Table R.1—Matrix prototypes for codeword block length $n$ =648 bits, subblock size is $Z$ = 27 bits																					
											* :	* *										
	(c)	Cod	ing r	ate F	<b>λ</b> = 3																	
	16	17	22	24	9	3	14	-	4	2	7	-	26	-	2	-	21	-	1	0 -		
	25	12	12		3	26	6	21	-	15	22	-	15	-	4	-	-	16	-	0 0		
	25	18	26		22		9	-	0	-	4	-	4	-		23	11		-	- 0	0 -	
	9 24	7	26		17 1		-	7 15						16 13				-	0		0 0	0 0
	24	_	19					19						24					1			- 0
	The The colu	IEE n of t se sub cycli mns	E 80 the pa omatr ic-per to the	)2.1 arity- ices a muta e rigl	1-20 check are eit tion a nt by	20 at matri her cy matrix i eler	t An rices yclic- x $P_i$ ments	nex can t perm is obt	F, T be par utatic tained e mat	able rtition ons of 1 fron rix <i>P</i>	F-1. red in the id the id the id $_0$ is t	ito sq lentit Z × he Z	uare y mat Z id × Z	EEE $\{$ subble trix or entity identity ces $P_i$ .	ocks null mat ty m	(subi subn rix bj	matric natrice y cyc	ces) o es. lically	f size 7 shif	e Z ×	<i>Z.</i>	

Claim Language	Analysis
	$P_{0} = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}, P_{1} = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}, P_{5} = \begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \end{bmatrix}$ Figure 20-12—Examples of cyclic-permutation matrices with Z=8
	<ul> <li>Table R.1 displays the "matrix prototypes" of parity-check matrices for all four coding rates at block length <i>n</i>=648 bits. The integer <i>i</i> denotes the cyclic-permutation matrix <i>P<sub>i</sub></i>, as illustrated in Figure 20-12. Vacant entries of the table denote null (zero) submatrices.</li> <li>IEEE 802.11n-2009 at § 20.3.11.6.4; <i>see also</i> IEEE 802.11-2012 at § 20.3.11.7.4; IEEE 802.11-2020 at § 19.3.11.7.4.</li> </ul>
	The parity check matrices may also be represented as a combination of two matrices, <b>H</b> <sub>1</sub> and <b>H</b> <sub>2</sub> , where <b>H</b> = [ <b>H</b> <sub>1</sub> <b>H</b> <sub>2</sub> ], <b>H</b> <sub>1</sub> is an (n-k) x k matrix, and <b>H</b> <sub>2</sub> is an (n-k) x (n-k) matrix, such that <b>H</b> <sub>1</sub> x $i^{T}$ + <b>H</b> <sub>2</sub> x $p^{T}$ = 0, $i = (i_{0}, i_{1},, i_{(k-1)})$ and $p = (p_{0}, p_{1},, p_{(n-k-1)})$ .
	The parity check matrices of the 802.11 standards may be used to generate Tanner Graphs that reflect the codes' structure. The Tanner Graph representation of the 802.11 parity check matrices illustrates encoding of the message bits, in which each bit in the collection ( <i>i.e.</i> , each information bit) is repeated.
	For example, in the exemplary Tanner Graph shown below for the (648, 486) code ( $R = 3/4$ ), the dashed green rectangle illustrates the repetition of each of the message bits one or more times with the repeats of the message bits being distributed in a random sequence, wherein different fractions of the message bits are each repeated a different number of times and the number of repreats for each message bit is irregular. The encoding takes 486

Claim Language	Analysis
	message bits (or "information bits"), repeats them irregularly, and sums them at check nodes to form 162 sums of irregularly repeated information bits.
	Tanner Graph for (648,486), Rate 3/4 Code
	500
	<i>See also</i> Appendix B (showing exemplary Tanner Graph representation for all 12 parity check matrices defined in the 802.11 standards).
	Zooming in on the left-hand portion of the exemplary Tanner Graph shows that the message (or information) bits are inputs to the encoding:











Claim Language		Analysis									
		or example, as illustrated in the bits may be repeated with the	e exemplary Tanner Graph for the (64 e following frequencies:	8, 486)							
		Number of repeats	Number of such message bits								
		3	27								
		5	54								
		6	135								
		7 81									
		8	54								
		9	54								
		11	81								
	<ul> <li>two information bits are repeated a different number of times, even if the exact freque differ from those above.</li> <li>On information and belief, products made or sold by Samsung that implement the IEE Standards do so in such a way that infringes this limitation. To the extent that Samsun contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the cl limitations are satisfied under the doctrine of equivalents.</li> <li>For example, to the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe because they do not "repeat" information bits, <i>e.g.</i>, by construing "repeat" to require copies of information bits to b stored in a separate memory, the Accused Products would infringe under the doctrine equivalents because each information bit is used multiple times in the first encoding, a appears in a plurality of sums of information bits at the check nodes. Whether or not t information bits are duplicated and separately stored in memory before they are summ combined is an insubstantial difference: both scenarios accomplish substantially the sa function of summing pluralities of information bits at the check nodes, in substantially same way, <i>i.e.</i>, by directing each information bit to a plurality of check nodes to be</li> </ul>										

Claim Language	Analysis
	summed or combined, and accomplish substantially the same result of forming the first encoded data block.
[5b] XOR summing in linear sequential fashion a predecessor parity	The Accused Products XOR sum in linear sequential fashion a predecessor parity bit and "a" bits of the random sequence of bits.
bit and "a" bits of the random sequence of bits.	For example, the Accused Products implement the IEEE Standards, which XOR sum in linear sequential fashion a predecessor parity bit and "a" bits of the random sequence of bits.
	As noted above in [4], the calculation of the parity bits per claim 1 is recursive, as required by:
	$x_j = x_{j-1} + \sum_{i=1}^{a} v_{(j-1)a+i}$
	This recursive equation forms a linear sum of a predecessor parity bit, $x_{j-1}$ , and "a" bits of the random sequence of bits. Further, as noted in [4] above, arithmetic in the 802.11 LDPC codes is performed using modulo two arithmetic including modulo two addition or its mathematical equivalent, XOR summing.
	In the example Tanner Graph for the (648, 486) code in [5a] above, "a" bits of the random sequence of bits are XOR summed at each check node, as illustrated by the green lines in the figure below. These "a" bits of the random sequence of bits are XOR summed in a linear fashion with a predecessor parity bit, as illustrated by the red line on the right of the figure below.



Claim Language	Analysis
message bits using a low-density generator matrix (LDGM) coder.	For example, the Accused Products implement the IEEE Standards, and in said standards generating the random sequence of bits comprises coding the collection of message bits using a low-density generator matrix (LDGM) coder.
	As shown in [5a], the generation of the random sequence of bits can be represented using a Tanner Graph. This generation can also be described using a low density generator matrix (LDGM). An exemplary LDGM for the (648, 486) LDPC code ( $R=3/4$ ) is shown below. The matrix is 486 by 162. Dots are used to show the locations in the LGDM that are equal to one. All other locations are equal to zero. Other LDGMs with the message bits (inputs) and check nodes (outputs) in a different order may also be used, and would satisfy the claim limitation.

Claim Language	Analysis		
	LDGM for (648,486), Rate 3/4 Code (Density 4.5%)		
	50		
	100		
	150 -		
	<u>9</u> 200		
	8		
	ê 250 F		
	stigue 200 88 House and the second seco		
	300		
	350		
	алалалала на		
	400 -		
	450		
	and the second second second		
	0 50 100 150 162 Check Bits		
	Analysis of the 12 parity check matrices defined in the 802.11 standard shows the		
	generator matrix used in connection with generating the random sequence of bits is low		
	density. The following are the densities of exemplary LDGMs generated from the 12 parity		
	check matrices defined in the 802.11 standard:		
	LDGM Number Density		
	LDGM 1 1.6204%		
	LDGM 2 2.0544%		

CONFIDENTIAL

|--|

Claim Language	Analysis			
		LDGM 3	2.572%	
		LDGM 4	3.6574%	
		LDGM 5	0.78447%	
		LDGM 6	1.0272%	
		LDGM 7	1.286%	
		LDGM 8	1.7593%	
		LDGM 9	0.52298%	
		LDGM 10	0.6848%	
		LDGM 11	0.82305%	
		LDGM 12	1.0802%	
	See also Appendix B (showin matrices defined in the 802.1)	0 1 0	emplary LDC	GMs for all 12 parity check
	An LDGM may sum "a" bits before accumulation with a pr irregularly repeat message bit sequence of bits as described random sequence of bits.	edecessor parity bi s and distribute in 1	t. Or, alternat	tively, an LDGM may only ence to generate the random
	On information and belief, pro Standards do so in such a way contends that their LDPC enc infringe the limitations of this limitations are satisfied under	that infringes this oding and/or decod claim, such differe	limitation. To ling implement ences are insu	o the extent that Samsung ntations do not literally
	For example, to the extent that decoding implementations do random sequence of bits via a products would infringe under by summing subsets of messa	not literally infring low density genera r the doctrine of eq	ge because the ator matrix ("	ey do not generate the LDGM") coder, the accused
	An LDGM is a way to represe transforms may be implement			

Claim Language	Analysis
	may represent the information in the LDGM via equations, physical connections to adders, arrays in memory and/or by other means. The LDGM may be expressed in alternative formats such as equations. Each column of the LDGM matrix specifies the message bits that must be repeated irregularly to form the random sequence of bits. Thus, an equation can be written for each column of the LDGM. That set of equations is an alternative and equivalent representation of the LDGM. The equations may be used directly or manipulated form to implement the transform specified by the LDGM. Information from the LDGM may be stored in forms such as equations, arrays or similar storage structures. Implementations may use repetition and/or summation of message bits in groups as specified by the LDGM (or alternative representations thereof). Looping may be used. For example, loops may operate over columns and/or rows of the LDGM. Implementations may use hard-coded operations thereby requiring little or no storage of the LDGM or information derived from the LDGM in memory thereby making the information available in whole or in part as the random sequence of bits is generated. Hybrid structure are also possible. Further, the generation of the random sequence of bits may be carried out using or assisted by custom or general purpose processors.
	Thus, whether or not the generation of the random sequence of bits is performed using an LDGM directly or using an equivalent hardware and/or software implementation is an insubstantial difference: each scenario accomplishes substantially the same function of generating a sum of message bits, in substantially the same way, <i>i.e.</i> , summing subsets of a plurality of message bits, and accomplishes substantially the same result of providing an efficient and effective linear error correction code.
Claim 7	
[7] The method of claim 5, wherein generating the random sequence of bits comprises:	The Accused Products practice the method of claim 5. See claim [5]-[5b].

Claim Language	Analysis
<b>[7a]</b> producing a block of data bits, wherein different message bits are each repeated a different number of times in a sequence that matches the first sequence; and	The Accused Products produce a block of data bits, wherein different message bits are each repeated a different number of times in a sequence that matches the first sequence. For example, the Accused Products implement the IEEE Standards, which produce a block of data bits, wherein different message bits are each repeated a different number of times in a sequence that matches the first sequence.
	As explained in [5a] above, the parity check matrices of the 802.11 standards may be used to generate Tanner Graphs that reflect the codes' structure. The Tanner Graph representation of the 802.11 parity check matrices illustrates the production of a block of data bits in which different message bits are each repeated a different number of times in a sequence that matches the first sequence.
	For example, in the exemplary Tanner Graph shown below for the (648, 486) code ( $R = 3/4$ ), the dashed green rectangle illustrates the repetition of each of the message bits a different number of times in a sequence that matches the first sequence.







Claim Language	Analysis		
		Number of repeats	Number of such message bits
		3	27
		5	54
		6	135
		7	81
		8	54
		9	54
		11	81
	frequencies, t	hey literally infringe so long as	extent the Accused Products use alternative different message bits are each repeated a requencies differ from those above.
	Standards do contends that infringe the li	so in such a way that infringes their LDPC encoding and/or de	sold by Samsung that implement the IEEE this limitation. To the extent that Samsung ecoding implementations do not literally fferences are insubstantial and thus the claim equivalents.
	decoding imp information b stored in a sep equivalents b appears in a p information b combined is a function of su same way, <i>i.e</i>	blementations do not literally inf bits, <i>e.g.</i> , by construing "repeat" parate memory, the Accused Pro- ecause each information bit is u- blurality of sums of information bits are duplicated and separately an insubstantial difference: both umming pluralities of information be, by directing each information combined, and accomplish substa	tends that their LDPC encoding and/or fringe because they do not "repeat" to require copies of information bits to be oducts would infringe under the doctrine of sed multiple times in the first encoding, and bits at the check nodes. Whether or not the y stored in memory before they are summed of scenarios accomplish substantially the same on bits at the check nodes, in substantially the bit to a plurality of check nodes to be antially the same result of forming the first

Claim Language	Analysis		
<b>[7b]</b> randomly permuting the different bits to generate the random sequence.	The Accused Products randomly permute the different bits to generate the random sequence.		
	For example, the Accused Products implement the IEEE Standards, which on information and belief includes randomly permuting the different bits to generate the random sequence.		
	As explained in [7a] above, the parity check matrices of the 802.11 standards may be used to generate Tanner Graphs that reflect the codes' structure. The Tanner Graph representation of the 802.11 parity check matrices illustrates randomly permuting the different bits to generate the random sequence.		
	For example, in the zoomed-in version of the exemplary Tanner Graph shown below for the (648, 486) code ( $R = 3/4$ ), the green lines illustrate randomly permuting the different bits to generate the random sequence.		
	Image: Control of the state of the stat		
	See also Appendix B.		

CONFIDENTIAL

Page 65 of 116

Claim Language	Analysis
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
Claim 8	
[8] The method of claim 1, further	The Accused Products practice the method of claim 1.
comprising transmitting the sequence of parity bits.	See <i>supra</i> [1]-[1c].
	The Accused Products transmit the sequence of parity bits.
	For example, the Accused Products implement the IEEE Standards, which transmit the sequence of parity bits.
	For example, the Accused Products transmit a codeword "c" of size "n" that includes "k" information bits and "n-k" parity bits in a transmission data stream.
	20.3.11.6.3 LDPC encoder
	For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $\mathbf{c}=(i_0,i_1,,i_{(k-1)})$ , of size k, into a codeword, <b>c</b> , of size n, $\mathbf{c}=(i_0,i_1,,i_{(k-1)},p_0,p_1,,p_{(n-k-1)})$ , by adding $n-k$ parity bits obtained so that $\mathbf{H} \times \mathbf{c}^T = 0$ , where <b>H</b> is an $(n-k) \times n$ parity-check matrix. The selection of the codeword block length (n) is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5.
	IEEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); <i>see also</i> IEEE802.11-2012 at § 20.3.11.7.3; IEEE 802.11-2020 at § 19.3.11.7.3.

Claim Language	Analysis
	20.3.11.6.6 LDPC parser
	The succession of LDPC codewords that result from the encoding process of 20.3.11.6.5 shall be converted into a bitstream in sequential fashion. Within each codeword, bit $i_0$ is ordered first. The parsing of this encoded data stream into spatial streams shall follow exactly the parsing rules defined for the BCC encoder, as defined in 20.3.11.7.1. However, the frequency interleaver of 20.3.11.7.3 is bypassed.
	IEEE 802.11n-2009 at § 20.3.11.6.6 (emphasis added); <i>see also</i> IEEE802.11-2012 at § 20.3.11.7.6; IEEE 802.11-2020 at § 19.3.11.7.6.
	(c)
	Data Bits     Data Bits     Shortened Bits     Data Bits     Shortened Bits     Parity Bits
	(Discard Shortened Bits) Data Parity Bits Bits Bits Bits Bits Bits Bits Bits
	Copy Repeat Bits
	Figure 20-13—LDPC PPDU encoding padding and puncturing of a single codeword
	IEEE 802.11n-2009 at Figure 20-13; <i>see also</i> IEEE 802.11-2012 at Figure 20-13; IEEE 802.11-2020 at Figure 19-13.



CONFIDENTIAL

Claim Language	Analysis
Claim 10	
[10] The method of claim 8, wherein transmitting the sequence of parity bits comprises transmitting the sequence of parity bits as part of a systematic code.	The Accused Products practice the method of claim 8. See claim [8]. In the Accused Products, transmitting the sequence of parity bits comprises transmitting the sequence of parity bits as part of a systematic code. For example, the Accused Products implement the IEEE Standards, and in said standards transmitting the sequence of parity bits comprises transmitting the sequence of parity bits as part of a systematic code. <b>20.3.11.6.3 LDPC encoder</b> For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $\mathbf{c}=(i_0,i_1,,i_{(k-1)})$ , of size k, into a codeword, c, of size $n, e=(i_0,i_1,,i_{(k-1)})$ , by adding $n-k$ parity bits obtained so that $\mathbf{H}\times \mathbf{c}^T = 0$ , where $\mathbf{H}$ is an $(n-k)\times n$ parity-check matrix. The selection of the codeword block length ( <i>n</i> ) is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5. IEEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); <i>see also</i> IEEE802.11n-2012 at § 20.3.11.7.3; IEEE 802.11n-2020 at § 19.3.11.7.3. On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
Claim 11	
[11] A device comprising:	To the extent this preamble is construed to be limiting, the Accused Products are devices.

	Further, each Accused Product is a device capable of encoding a signal.
	See claim [1].
[11a] an encoder configured to receive a collection of message bits and encode the message bits to generate a collection of parity bits in accordance with the following Tanner graph:       The second	The Accused Products include an encoder configured to receive a collection of message bits. See claim [1a]. The Accused Products include an encoder configured to encode the message bits to generate a collection of parity bits in accordance with the claimed Tanner graph. For example, the Accused Products implement the IEEE Standards, and such mplementation and/or compliance includes an encoder configured to encode the message bits to generate a collection of parity bits in accordance with the claimed Tanner graph. For example, the Accused Products implement the IEEE Standards, and such mplementation and/or compliance includes an encoder configured to encode the message bits to generate a collection of parity bits in accordance with the claimed Tanner graph. As shown below, the parity check matrices of the LDPC codes in the 802.11 standard use a lual diagonal pattern. This dual diagonal pattern permits efficient encoding. The 802.11 standard defines a codeword $\mathbf{c} = (i_0,i_1,,i_{(k-1)}, p_0,p_1,,p_{(n-k-1)})$ , with information bits <i>i</i> and parity bits <i>p</i> . The parity bits <i>p</i> may be determined from a parity check matrix <b>H</b> by computing <b>H</b> x $\mathbf{c}^{T} = 0$ . <b>20.3.11.6.3 LDPC encoder</b> For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $e=(i_0,i_1,,i_{(k-1)})$ , of size <i>k</i> , into a codeword, e, of size <i>n</i> , $e=(i_0,i_1,,i_{(k-1)}, p_0, p_1,, p_{(n-k-1)})$ , by adding <i>n</i> - <i>k</i> parity bits obtained so that $\mathbf{H} \times \mathbf{c}^T = 0$ , where <b>H</b> is an $(n-k)\times n$ parity-check matrix. The selection of the codeword block length ( <i>n</i> ) is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5. EEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); <i>see also</i> IEEE 802.11-2012 at § 20.3.11.7.3; IEEE 802.11-2020 at § 19.3.11.7.3.

Claim Language									A	Analy	ysis										
	The parity check matrix <b>H</b> for each block size and code rate is defined in Tables R.1 to R.3 of the 802.11n-2009 amendment, and in Tables F-1 to F-3 of the 802.11-2012 standard and the 802.11-2020 standard.																				
	Table R.1 defines the matrix prototypes of the parity-check matrices for a codeword block length <i>n</i> =648 b with a subblock size <i>Z</i> =27 bits. Table R.1—Matrix prototypes for codeword block length <i>n</i> =648 bits, subblock size is <i>Z</i> = 27 bits								i=648	bits,											
										* >	* *										
	(c) Co	-																			
		7 22 2 12					- 21	4	2	7 22		26 15	-	2	-	21	-	1	0 -		
		3 26					- 21	0	15	4	-	4	-	8	23	11	-	_	- 0	0	
	9 7	7 0		17	-	-	7		-		23	-	16		-	21	-	0		00-	
	24 5	5 26	7	1	-	-	15	24	15				13		13			-		- 0 0	)
	2 2	2 19	14	24	1	15	19	-	21	-	2	-	24	-	3	-	2	1		(	)
	IEEE 8 F-1; IE Each of These s The cyt columm example	EE 80 f the pa ubmatr clic-per s to th	)2.11 arity-c ices a rmutat e righ	-202 check re eit tion 1 it by	20 at matr her cy natrix <i>i</i> eler	An ices yclic- $P_i$ ments	nex can t perm is obt s. The	F, T be par utatio tained e mat	able rtition ons of 1 fron rix <i>P</i>	F-1. red in the id the id n the $P_0$ is the	to sq lentit Z × he Z	uare y mat Z ida × Z i	subble rix or entity identi	ocks null matu	(subr subrr rix by	matric natrice y cycl	es) o es. lically	f size 7 shif	e Z ×	Z.	3

Claim Language	Analysis
	$P_{0} = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}, P_{1} = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 &$
	The parity check matrices may also be represented as a combination of two matrices, $\mathbf{H}_1$ and $\mathbf{H}_2$ , where $\mathbf{H} = [\mathbf{H}_1 \mathbf{H}_2]$ , $\mathbf{H}_1$ is an (n-k) x k matrix, and $\mathbf{H}_2$ is an (n-k) x (n-k) matrix, such that $\mathbf{H}_1 \ge i^T + \mathbf{H}_2 \ge p^T = 0$ , $i = (i_0, i_1, \dots, i_{(k-1)})$ and $p = (p_0, p_1, \dots, p_{(n-k-1)})$ .
	The parity check matrices of the 802.11 standards may be used to generate Tanner Graphs that reflect the codes' structure. The Tanner Graph representation of the 802.11 parity check matrices illustrates encoding of the message bits in the collection.
	For example, in the exemplary Tanner Graph shown below for the (648, 486) code ( $R = 3/4$ ) meets this limitation.






















CONFIDENTIAL

Claim Language	Analysis
the collection of parity bits as if a	See claim [11]-[11a].
number of inputs into nodes $v_i$ was not constant.	In the Accused Products, the encoder is configured to generate the collection of parity bits as if a number of inputs into nodes $v_i$ was not constant.
	For example, the Accused Products implement the IEEE Standards, and such implementation and/or compliance includes an encoder configured to generate the collection of parity bits as if a number of inputs into nodes $v_i$ was not constant.
	As noted in [11a], the parity check matrices may be used to generate a Tanner Graph that reflects the code structure. The Tanner Graph representation of the 802.11 parity check matrices show that the corresponding encoder is configured to generate the collection of parity bits as if a number of inputs into nodes $v_i$ was not constant.
	For example, in the zoomed-in portion of the exemplary Tanner Graph shown below for the (648, 486) code ( $\mathbf{R} = 3/4$ ), the solid, black ovals illustrate that the number of inputs into nodes $v_i$ is not constant.



CONFIDENTIAL

Claim Language	Analysis
	(1296, 972) - 12, 13, 73
	(648, 486) - 12, 13, 67
	(1944, 1620) – 17, 18, 70
	(1296, 1080) – 19, 74
	(648, 540) – 20, 75
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
Claim 13	
[13] The device of claim 11, wherein the encoder comprises:	The Accused Products comprise the device of claim 11. See claim [11]-[11a].
[13a] a low-density generator matrix (LDGM) coder configured to perform an irregular repeat on message bits	The encoders of the Accused Products include a low-density generator matrix (LDGM) coder configured to perform an irregular repeat on message bits having a first sequence in a source data stream to output a random sequence of repeats of the message bits.
having a first sequence in a source data stream to output a random sequence of repeats of the message bits; and	For example, the Accused Products implement the IEEE Standards, and such implementation and/or compliance includes an encoder with a low-density generator matrix (LDGM) coder configured to perform an irregular repeat on message bits having a first sequence in a source data stream to output a random sequence of repeats of the message bits.
	As shown in [11a], an irregular repeat on message bits can be represented using a Tanner Graph. This operation can also be described using a low density generator matrix (LDGM). An exemplary LDGM for the (648, 486) LDPC code ( $R=3/4$ ) is shown below. The matrix is 486 by 162. Dots are used to show the locations in the LGDM that are equal to one. All

Claim Language	Analysis
	other locations are equal to zero. The number of times a message bit is repeated corresponds to the number of "ones" in the corresponding row of the LDGM. As shown in the LDGM below, message bits are irregularly repeated. Other LDGMs with the message bits (inputs) and check nodes (outputs) in a different order may also be used, and would satisfy the claim limitation.
	LOGM for (#48,486), Rate 3/4 Code (Density 4.5%)

CONFIDENTIAL

Page 87 of 116

Claim Language		Analysi	S								
	11 0	<i>See also</i> Appendix B (showing corresponding exemplary LDGMs for all 12 parity check matrices defined in the 802.11 standard).									
	Analysis of the 12 parity check matri generator matrix is low density. The generated from the 12 parity check m	following are	e the densitie	es of exemplary LDGMs							
	LDG	M Number	Density								
	L										
	L										
	LDGM 2         2.0544%           LDGM 3         2.572%           LDGM 4         3.6574%           LDGM 5         0.78447%										
	L	DGM 6	1.0272%								
	L	DGM 7	1.286%								
	L	DGM 8	1.7593%								
	L	DGM 9	0.52298%								
	LI	DGM 10	0.6848%								
	LI	DGM 11	0.82305%								
	LI	DGM 12	1.0802%								
	An LDGM may sum "a" bits of the random sequence of repeates of the message bits, as in the above example, before XOR summation with a predecessor parity bit. Or, alternatively an LDGM may only irregularly repeat message bits and distribute in random sequence to generate the random sequence of repeats of the message bits, without summation of "a" bits.										
	Further, the message bits have a first sequence. More specifically, the sequence of the message bits is defined as having a first sequence as part of the specification of the systematic code. Each LDPC codeword is of the form $\mathbf{c}=(i_0,i_1,\ldots,i_{(k-1)},p_0,p_1,\ldots,p_{(n-k-1)})$ , where the message bits have a first sequence a listed from $i_0$ to $i_{(k-1)}$ . The subscripts 0 to k-specify the individual message bits and index their order.										

Claim Language	Analysis
	The message bits are taken from (and thus "in") a "source data stream." The data stream is passed through to the MAC layer and then subsequently to the PHY layer. The PHY layer contains an LDPC encoder that receives the source data stream and then parses the data stream into blocks of message bits that are processed to generate a sequence of LDPC codewords. The 802.11 specification specifically describes how to take the message bits from the source data stream and parse the message bits into groups of message bits with specific first sequences. "A succession of LDPC codewords" results from LDPC encoding of the "message bits" in the "source data stream." <i>See, e.g.</i> , 802.11n-2009 at § 20.3.11.6.2-6; 802.11-2012 at § 20.3.11.7.2-6; 802.11-2020 at § 19.3.11.7.2-6.
	20.3.11.6.6 LDPC parser
	The succession of LDPC codewords that result from the encoding process of 20.3.11.6.5 shall be converted into a bitstream in sequential fashion. Within each codeword, bit $i_0$ is ordered first. The parsing of this encoded data stream into spatial streams shall follow exactly the parsing rules defined for the BCC encoder, as defined in 20.3.11.7.1. However, the frequency interleaver of 20.3.11.7.3 is bypassed.
	IEEE 802.11n-2009 at § 20.3.11.6.6 (emphasis added); <i>see also</i> IEEE 802.11-2012 at § 20.3.11.7.6; IEEE 802.11-2020 at § 19.3.11.7.6.
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
	For example, to the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe because they do not generate the random sequence of bits via a low density generator matrix ("LDGM") coder, the accused products would infringe under the doctrine of equivalents because they generate parity bits by combining a plurality of message bits with previous parity bits.
	An LDGM is a way to represent a linear transform. It is known in the art that such transforms may be implemented in various ways. As an example, these implementations

Claim Language	Analysis
	may represent the information in the LDGM via equations, physical connections to adders, arrays in memory and/or by other means. The LDGM may be expressed in alternative formats such as equations. Each column of the LDGM matrix specifies the message bits that must be repeated irregularly to form the random sequence of bits. Thus, an equation can be written for each column of the LDGM. That set of equations is an alternative and equivalent representation of the LDGM. The equations may be used directly or manipulated form to implement the transform specified by the LDGM. Information from the LDGM may be stored in forms such as equations, arrays or similar storage structures. Implementations may use repetition and/or summation of message bits in groups as specified by the LDGM (or alternative representations thereof). Looping may be used. For example, loops may operate over columns and/or rows of the LDGM. Implementations may use hard-coded operations thereby requiring little or no storage of the LDGM or information in memories. Alternatively, implementations may store the LDGM or information derived from the LDGM in memory thereby making the information available in whole or in part as the random sequence of bits is generated. Hybrid structure are also possible. Further, the generation of the random sequence of bits may be carried out using or assisted by custom or general purpose processors.
	Thus, whether or not the generation of the random sequence of bits is performed using an LDGM directly or using an equivalent hardware and/or software implementation is an insubstantial difference: each scenario accomplishes substantially the same function of generating a sum of message bits, in substantially the same way, <i>i.e.</i> , summing subsets of a plurality of message bits, and accomplishes substantially the same result of providing an efficient and effective linear error correction code.
	Further, to the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe because they do not "repeat" information bits, <i>e.g.</i> , by construing "repeat" to require copies of information bits to be stored in a separate memory, the Accused Products would infringe under the doctrine of equivalents because each information bit is used multiple times in the first encoding, and appears in a plurality of sums of information bits at the check nodes. Whether or not the information bits are duplicated and separately stored in memory before they are summed or combined is an

Claim Language	Analysis
	insubstantial difference: both scenarios accomplish substantially the same function of summing pluralities of information bits at the check nodes, in substantially the same way, <i>i.e.</i> , by directing each information bit to a plurality of check nodes to be summed or combined, and accomplish substantially the same result of forming the first encoded data block.
[13b] an accumulator configured to XOR sum in linear sequential fashion a predecessor parity bit and "a" bits of	The encoders of the Accused Products include an accumulator configured to XOR sum in linear sequential fashion a predecessor parity bit and "a" bits of the random sequence of repeats of the message bits.
the random sequence of repeats of the message bits.	For example, the Accused Products implement the IEEE Standards, and such implementation and/or compliance includes an encoder with an accumulator configured to XOR sum in linear sequential fashion a predecessor parity bit and "a" bits of the random sequence of repeats of the message bits.
	As noted in [11a], the parity check matrices of the LDPC codes in the 802.11 standard use a dual diagonal pattern. This dual diagonal pattern permits efficient encoding, including an accumulation operation.
	Also, as noted in [11a], the parity check matrices of the 802.11 standards may be used to generate Tanner Graphs that reflect the codes' structure. For example, in the exemplary Tanner Graph shown below for the (648, 486) code ( $R = 3/4$ ) illustrates an accumulator configured to XOR sum in linear sequential fashion a predecessor parity bit and "a" bits of the random sequence of repeats of the message bits.





CONFIDENTIAL

Claim Language	Analysis
	This line shows that the parity bits of the 802.11 LDPC codes are generated with XOR summing. Specifically, the bitand() function in Matlab performs a bitwise AND operation. In the code above, a generator matrix is multipled by the ldpc_bits, which are the information bits as indicated in the preceeding lines of the Matlab code. The result of this multiplication is then bitwise AND'ed with 1, which means the least significant bit is maintained. Thus, the parity bit generation is performed using XOR summing, or, equivalently, mod-2 summing.
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
	For example, to the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe because they do not "repeat" information bits, <i>e.g.</i> , by construing "repeat" to require copies of information bits to be stored in a separate memory, the Accused Products would infringe under the doctrine of equivalents because each information bit is used multiple times in the first encoding, and appears in a plurality of sums of information bits at the check nodes. Whether or not the information bits are duplicated and separately stored in memory before they are summed or combined is an insubstantial difference: both scenarios accomplish substantially the same function of summing pluralities of information bits at the check nodes, in substantially the same way, <i>i.e.</i> , by directing each information bit to a plurality of check nodes to be summed or combined, and accomplish substantially the same result of forming the first encoded data block.
Claim 14	
<b>[14]</b> The device of claim 12, wherein the accumulator comprises a recursive convolutional coder.	The Accused Products comprise the device of claim 12. See claim [12].

Claim Language	Analysis
	In the Accused Products the accumulator comprises a recursive convolutional coder. An accumulator is a recursive convolutional encoder with a transfer function of $1/(1+D)$ . Specifically, the transfer function $1/(1+D)$ reflects a system where $f(n) = f(n-1) + x$ , where $f(n)$ describes the output of the accumulator, and x describes the input to the accumulator. Performing a convolution with the transfer function $1/(1+D)$ on an input stream generates an output that is the accumulation of the input stream.
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
Claim 15	
<b>[15]</b> The device of claim 14, wherein the recursive convolutional coder	The Accused Products comprise the device of claim 14.
comprises a truncated rate-1 recursive convolutional coder.	See claim [14]. In the Accused Products the recursive convolutional coder comprises a truncated rate-1 recursive convolutional coder.
	As shown in [14], the accumulator in the Accused Products is a recursive convolutional encoder with transfer function $1/(1+D)$ . The transfer function $1/(1+D)$ has a rate of one. In addition, the accumulator in the Accused Products has a rate of one, because it outputs exactly one bit for each input bit. In other words, for each sum of information bits, the accumulator accumulates and outputs one parity bit.
	Further, the accumulator in the Accused Products is a truncated rate-1 recursive convolutional coder because it only operates on the number of bits corresponding to the block length, and, specifically, the number of parity bits corresponding to that block length.
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung

Claim Language	Analysis
	contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
Claim 16	
<b>[16]</b> The device of claim 14, wherein the recursive convolutional coder has a transfer function of 1/(1 +D).	The Accused Products comprise the device of claim 14. See claim [14]. In the Accused Products the recursive convolutional coder has a transfer function of 1/(1+D). <i>See</i> [14]. On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
Claim 17	
<b>[17]</b> The device of claim 12, further comprising a second accumulator configured to determine a second sequence of parity bits that defines a second condition that constrains the random sequence of repeats of the message bits.	The Accused Products comprise the device of claim 12. See claim [12]. The Accused Products include a second accumulator configured to determine a second sequence of parity bits that defines a second condition that constrains the random sequence of repeats of the message bits. For example, the Accused Products implement the IEEE Standards, and such implementation and/or compliance includes a second accumulator configured to determine a second sequence of parity bits that defines a second condition that constrains the random sequence of repeats of the message bits.

Claim Language	Analysis
	As noted in [11a], in the exemplary Tanner Graph corresponding to the (648, 486) code, the red edges between the check nodes and the parity bit nodes illustrate the accumulation functionality performed by an accumulator. A zoomed-in example of the same exemplary Tanner Graph is shown below illustrating an accumulator configured to determine a sequence of parity bits that defines a condition that constrains the random sequence of repeats of the message bits:
	Tanner Graph for (648,486), Rate 3/4 Code
	2.98         2.99         3         3.01         3.02         3.03
	Further, the sub-matrix structure of the LDPC parity check matrices of the 802.11 standards is such that an efficient LDPC encoder based thereon can calculate Z parity bits in parallel.

CONFIDENTIAL

Claim Language										A	nal	ysis										
	Table R.1 defines the matrix prototypes of the parity-check matrices for a codeword block length <i>n</i> =648 bits, with a subblock size <i>Z</i> =27 bits. Table R.1—Matrix prototypes for codeword block length <i>n</i> =648 bits, subblock size is <i>Z</i> = 27 bits											s,										
	* * *																					
	(c) Coding rate $R = 3/4$ .																					
	16	17	22	24	9	3	14	-	4	2	7	-	26	-	2	-	21	-	1	0 -		
	25	12	12		3	26	6	21	-	15	22	-	15	-	4	-	-	16	-	0 0		
	25	18	26		22		9	-	0	-	4	-	4	-		23	11		-	- 0	0 -	
	9 24	7	26		17 1		-	7 15						16 13			21	-	0		0 0	0 0
	24	_	19					19						24					1			- 0
	The The colu	IEE n of t se sub cycli mns	E 80 the pa omatr ic-per to the	)2.1 arity- ices a muta e rigl	1-20 check are eit tion a nt by	20 at matri her cy matrix i eler	t An rices yclic- x $P_i$ ments	nex can t perm is obt	F, T be par utatic tained e mat	able rtition ons of 1 fron rix <i>P</i>	F-1. red in the id the id the id $_0$ is t	ito sq lentit Z × he Z	juare y ma⊤ Z id × Z	EEE 8 subble trix or entity identity ces $P_i$ .	ocks null mat	(subi subir rix b	matric natrice y cyc	ces) o es. lically	f size 7 shif	e Z × ting	< Z.	

Claim Language	Analysis
	$P_{0} = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}, P_{1} = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}, P_{5} = \begin{bmatrix} 0 & 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 &$
	individual parity bits from each of the Z accumulators its output immediately following its respective preceding parity bit. Mathematically, this can be represented as vector-based operations.
	The parity check matrices may be used to generate Tanner Graphs that reflect this parallel relationship. For example, the exemplary Tanner Graph for the (648, 486) code includes the following Z=27 sequences of parity bits:





CONFIDENTIAL

Claim Language	Analysis
<b>[18a]</b> a message passing decoder configured to decode a received data stream that includes a collection of parity bits, the message passing decoder comprising two or more check/variable nodes operating in parallel to receive messages from	The Accused Products include a message passing decoder configured to decode a received data stream that includes a collection of parity bits, the message passing decoder comprising two or more check/variable nodes operating in parallel to receive messages from neighboring check/variable nodes and send updated messages to the neighboring variable/check nodes, wherein the message passing decoder is configured to decode the received data stream that has been encoded in accordance with the claimed Tanner graph.
neighboring check/variable nodes and send updated messages to the neighboring variable/check nodes, wherein the message passing decoder is configured to decode the received data stream that has been encoded in accordance with the following Tanner graph:	For example, the Accused Products implement the IEEE Standards, and such implementation and/or compliance includes a message passing decoder configured to decode a received data stream that includes a collection of parity bits, the message passing decoder comprising two or more check/variable nodes operating in parallel to receive messages from neighboring check/variable nodes and send updated messages to the neighboring variable/check nodes, wherein the message passing decoder is configured to decode the received data stream that has been encoded in accordance with the claimed Tanner graph.
grupn.	The Accused Products generate a data stream encoded in accordance with the claimed Tanner graph. <i>See, e.g.</i> claim [11].
	The Accused Products further comprise a message passing decoder configured to decode a received data stream that includes a collection of parity bits
	For example, documents from the 802.11 Working Group confirm that decoding of LDPC codes is performed using iterative decoding techniques, such as belief propagation, which is a type of message passing algorithm.
	See, e.g.:



Claim Language	Analysis
	September, 2004 doc.: IEEE 802.11-04/992 Layered Belief Propagation
	<ul> <li>Parity-check matrix is partitioned into layers and messages are passed between</li> <li>Speeds convergence time significantly ⇒ High performance with low latency</li> <li>Significant reduction in memory requirements (75% reduction)</li> <li>Most structured LDPC codes can implement layered-BP in cost effective solutions</li> </ul>
	$\mathbf{H} = \begin{bmatrix} 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 &$
	$\frac{1}{2} \underbrace{0} \underbrace{0} \underbrace{0} \underbrace{0} \underbrace{0} \underbrace{0} \underbrace{0} 0$
	Id. at slide 19.

Claim Language		Analysis
	<u>May 2005</u>	doc.: IEEE 802.11-05/0431r0
	Responses to	<b>Complexity Comments (2)</b>
	proposal can be re Both codes accom Propagation. The the block sizes and matrices. The TGr block size as well degrees) than the dimensions are als in less complexity	the decoding complexity of the TGn Sync LDPC radily compared to that of the WWiSE proposal. Imodate decoding by Layered Belief decoding complexity has proportionalities with d the ones density (or maximum degree) of the n Sync LDPC proposal uses a smaller maximum as lower matrix densities (i.e., lower maximum WWiSE proposal. The base matrix column so smaller. These factors can be expected to result for solutions based on the TGn Sync proposal ag the WWiSE proposal.
	Submission	Slide 11 Bjorn A. Bjerke, Qualcomm
	Bjerke <i>et al.</i> , "Responses to reason IEEE 802.11 doc. 802.11-05/0431	ns and cures comments on TGn Sync LDPC codes," r0 (2005) at slide 11.
	LDPC codes are intended for very throughput). On information and b	ly lend themselves to parallel processing. The $802.11$ y fast decoding ( <i>e.g.</i> , high throughput and very high belief, the message passing decoders in the Accused nodes operating in parallel in order to meet the timing rd.
	In addition, documents from the 8 implementations using parallel de	02.11 Working Group propose decoding coding structures.

Claim Language	Analysis
	See, e.g.,
	July 2004 doc.: IEEE 802.11-04/0714r0
	Introduction
	Advantages of LDPC
	<ul> <li>Capacity approaching performance</li> </ul>
	– Parallelizability of decoding, suitable for high
	speed implementation
	<ul> <li>Flexibility: LDPC is simply a kind of linear block code and its rate can be adjusted by puncturing, shortening, etc.</li> </ul>
	3
	Du <i>et al.</i> , "LDPC for MIMO Systems," IEEE 802.11 doc. 802.11-04/0714r0 (2004) at slide 3.
	<i>See also</i> Sun <i>et al.</i> , "High Throughput, Parallel, Scalable LDPC Encoder/Decoder Architecture for OFDM Systems," 2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software, pp. 39-42 (describing belief propagation decoder using parallel decoding operations)
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung

Claim Language	Analysis
	contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
Claim 19	
[19] The device of claim 18, wherein the message passing decoder is configured to decode the received data stream that includes the message bits.	The Accused Products comprise the device of claim 18. See claim [18]. In the Accused Products, the message passing decoder is configured to decode the received data stream that includes the message bits. For example, the Accused Products implement the IEEE Standards, and such implementation and/or compliance includes a message passing decoder configured to decode the received data stream that includes the message bits. The LDPC encoder for 802.11 generates a codeword that includes the message bits. Each LDPC codeword is of the form $\mathbf{c}=(i_0,i_1,\ldots,i_{(k-1)},p_0,p_1,\ldots,p_{(n-k-1)})$ , where the message bits have a first sequence a listed from $i_0$ to $i_{(k-1)}$ . Thus, the codeword received by the decoder includes the message bits. <b>20.3.11.6.3 LDPC encoder</b> For each of the three available codeword block lengths, the LDPC encoder supports rate 1/2, rate 2/3, rate 3/4, and rate 5/6 encoding. The LDPC encoder is systematic, i.e., it encodes an information block, $\mathbf{c}=(i_0,i_1,\ldots,i_{(k-1)})$ , of size $k_i$ into a codeword, $\mathbf{c}$ , of size $n, \mathbf{c}=(i_0,i_1,\ldots,i_{(k-1)})$ , by adding $n-k$ parity bits obtained so that $\mathbf{H} \times c^T = 0$ , where <b>H</b> is an $(n-k) \times n$ parity-check matrix. The selection of the codeword block length $(n)$ is achieved via the LDPC PPDU encoding process described in 20.3.11.6.5.
	IEEE 802.11n-2009 at § 20.3.11.6.3 (emphasis added); <i>see also</i> IEEE 802.11-2012 at § 20.3.11.7.3; IEEE 802.11-2020 at § 19.3.11.7.3. An LDPC decoder for 802.11 is designed to decode a received data stream that includes the message bits.



CONFIDENTIAL

Claim Language	Analysis
Claim 20	
<b>[20]</b> The device of Claim 18, wherein the message passing decoder is configured to decode the received data stream as if a number of inputs into nodes $v_i$ was not constant.	<ul> <li>The Accused Products comprise the device of claim 18.</li> <li>See claim [18].</li> <li>In the Accused Products, the message passing decoder is configured to decode the received data stream as if a number of inputs into nodes v<sub>i</sub> was not constant.</li> <li>For example, the Accused Products implement the IEEE Standards, and such implementation and/or compliance includes a message passing decoder configured to</li> </ul>
	decode the received data stream as if a number of inputs into nodes $v_i$ was not constant. For example, the 802.11 LDPC codes may be represented as Tanner Graphs where the number of inputs into nodes $v_i$ are not constant. <i>See</i> [3]. The decoders in the Accused Products must be configured to decode a received data stream encoded according to such constraints.
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.
Claim 21	
[21] The device of claim 18, wherein the message passing decoder is configured to decode in the linear time at rates that approach a capacity of a channel.	The Accused Products comprise the device of claim 18. See claim [18]. In the Accused Products, the message passing decoder is configured to decode in the linear time at rates that approach a capacity of a channel.
	For example, the complexity of the decoder is measured relative to the block length, n. As shown in [25c], the decoder used in the Accused Products is an iterative decoder. For an

Claim Language	Analysis
	encoded data stream containing a codeword with <i>k</i> information bits and <i>n</i> - <i>k</i> parity bits, the decoder operates on k information nodes, n-k check nodes, and n-k parity nodes, with the number of operations per iteration approximately constant and the number of iterations per node approximately constant. Thus, the complexity is proportional to $k + n-k + n-k = 2n-k$ , which is linear with respect to n. Accordingly, the decoding happens in linear time. In addition, documents from the 802.11 working group describing the proposed decoding for LDPC codes confirm that LDPC decoders for 802.11 LDPC codes decode at rates that approach a capacity of a channel.
	November 2003 doc.: IEEE 802.11-03/0865r1
	Large Block LDPCs in Fading
	$ \frac{10^{-2}}{10^{-4}} \frac{10^{-4}}{10^{-4}} 1$
	Submission     Slide 10     Eric Jacobsen, Intel
	Jacobsen, "LDPC FEC for IEEE 802.11n Applications," IEEE 802.11 doc. 802.11-03/0865r1 (2003) at slide 10.

CONFIDENTIAL

Page 110 of 116

Claim Language	Analysis
	July 2004 doc.: IEEE 802.11-04/0714r0
	Introduction
	Advantages of LDPC
	<ul> <li>Capacity approaching performance</li> </ul>
	<ul> <li>Parallelizability of decoding, suitable for high speed implementation</li> </ul>
	<ul> <li>Flexibility: LDPC is simply a kind of linear block code and its rate can be adjusted by puncturing, shortening, etc.</li> </ul>
	3
	Du <i>et al.</i> , "LDPC for MIMO Systems," IEEE 802.11 doc. 802.11-04/0714r0 (2004) at slide 3.

Claim Language	Analysis
	September, 2004 doc.: IEEE 802.11-04/992 Low-Density Parity-Check (LDPC) Codes
	• What is a LDPC code?
	<ul> <li><u>A LDPC code is simply a block code</u> defined by a parity-check matrix that has a low density of ones (i.e. mostly zeros)</li> </ul>
	<ul> <li>Decoding is done iteratively using Belief Propagation (BP) – passing of extrinsic information between codeword elements and parity check equations</li> </ul>
	• Why do you want to use LDPC codes?
	<ul> <li>Best performing forward error correction code available</li> </ul>
	<ul> <li>Designs have approached capacity within 0.0045dB</li> </ul>
	<ul> <li>Structured designs offer the great performance with faster convergence and attractive silicon solutions</li> </ul>
	<ul> <li>For 802.11n, structured LDPC is a viable and attractive solution with significant gains over the legacy FEC system</li> </ul>
	Submission Victor Stolpman et. al
	Stolpman <i>et al.</i> , "Irregular Structured LDPC Codes and Structured Puncturing," IEEE 802.11 doc. 802.11-04/992 (2004), at slide 3.
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.

Claim Language	Analysis
Claim 22	
[22] The device of claim 18, wherein the message passing decoder comprises a belief propagation decoder.	<ul> <li>The Accused Products comprise the device of claim 18.</li> <li>See claim [18].</li> <li>In the Accused Products, the message passing decoder comprises a belief propagation decoder.</li> <li>For example, the Accused Products implement the IEEE Standards, and such implementation and/or compliance includes a message passing decoder comprising a belief propagation decoder.</li> <li>For example, documents from the 802.11 Working Group state that decoding of LDPC codes is performed using iterative decoding techniques, such as belief propagation.</li> <li>See, e.g.:</li> </ul>

Claim Language	Analysis
	September, 2004 doc.: IEEE 802.11-04/992 Low-Density Parity-Check (LDPC) Codes
	<ul> <li>What is a <u>LDPC</u> code?</li> <li><u>A LDPC code is simply a block code</u> defined by a parity-check matrix that has a low density of ones (i.e. mostly zeros)</li> </ul>
	<ul> <li>Decoding is done iteratively using Belief Propagation (BP) – passing of extrinsic information between <u>codeword</u> elements and parity check equations</li> </ul>
	<ul> <li>Why do you want to use <u>LDPC</u> codes?</li> <li><u>Best performing forward error correction code available</u></li> <li>Designs have approached capacity within <u>0.0045dB</u></li> </ul>
	<ul> <li>Structured designs offer the great performance with faster convergence and attractive silicon solutions</li> <li>For <u>802.11n</u>, structured <u>LDPC</u> is a viable and attractive solution with significant gains over the legacy <u>FEC</u> system</li> </ul>
	SubmissionVictor Stolpman et. alStolpman et al., "Irregular Structured LDPC Codes and Structured Puncturing," IEEE802.11 doc. 802.11-04/992 (2004), at slide 3.

Claim Language	Analysis		
	September, 2004       doc.: IEEE 802.11-04/992         Layered Belief Propagation         • Parity-check matrix is partitioned into layers and messages are passed between         • Speeds convergence time significantly ⇒ High performance with low latency         • Significant reduction in memory requirements (75% reduction)         • Most structured LDPC codes can implement layered-BP in cost effective solutions		
	$\mathbf{H} = \begin{bmatrix} 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 &$		
	Submission     Victor Stolpman et. al       Id. at slide 19.		

Claim Language	Analysis			
	<u>May 2005</u>	doc.	.: IEEE 802.11-05/0431r0	
	<ul> <li>In relative terms, the decoding complexity of the TGn Sync LDPC proposal can be readily compared to that of the WWiSE proposal. Both codes accommodate decoding by Layered Belief</li> <li>Propagation. The decoding complexity has proportionalities with the block sizes and the ones density (or maximum degree) of the matrices. The TGn Sync LDPC proposal uses a smaller maximum block size as well as lower matrix densities (i.e., lower maximum degrees) than the WWiSE proposal. The base matrix column dimensions are also smaller. These factors can be expected to result in less complexity for solutions based on the TGn Sync proposal than for those using the WWISE proposal.</li> </ul>			
	Submission	Slide 11	Bjorn A. Bjerke, Qualcomm	
	Bjerke <i>et al.</i> , "Responses to reasons and cures comments on TGn Sync LDPC codes," IEEE 802.11 doc. 802.11-05/0431r0 (2005) at slide 11.			
	On information and belief, products made or sold by Samsung that implement the IEEE Standards do so in such a way that infringes this limitation. To the extent that Samsung contends that their LDPC encoding and/or decoding implementations do not literally infringe the limitations of this claim, such differences are insubstantial and thus the claim limitations are satisfied under the doctrine of equivalents.			