8212896

NICH UNICHED STRANDS O BANDER (CAN

TO ALL TO WHOM THESE PRESENTS SHALL COME: UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office

March 8, 2022

THIS IS TO CERTIFY THAT ANNEXED IS A TRUE COPY FROM THE RECORDS OF THIS OFFICE OF THE FILE WRAPPER AND CONTENTS OF:

APPLICATION NUMBER: 09/771,391 FILING DATE: January 26, 2001 PATENT NUMBER: 6,701,473 ISSUE DATE: March 2, 2004

> By Authority of the Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office

> > Trudie Wallace Certifying Officer

Wallac PART 2 OF 2 PARTS

Page

09/771391	U.S. UTI	L ITY Paten	t Applica	ation	6701473
1	SCANNED_	0.1.P.E. 115 ³ q.a. 1	1. A	PATENT DATE	
APPLICATION NO. CONT/PRIC	DR CLASS 7/4	SUBCLASS	ART UNIT	EXAMINER	DeCad
St Aaron Nygren Eckehard Plattner Andreas Tauber	714	724	21		TT, DUALAL
Electrical circui the electrical ci E	it and meth ircuit	od for te	sting a	circuit co	mponent of
E					PTO-2040 12/99
ORIGINAL		G CLASSI			
CLASS SUBCLASS	S CLASS		, and the second second	EFERENCE(S)	віоскі
714 724					
INTERNATIONAL CLASSIFICATI	ION				
GOIR 31/3177	And the second s				
GOIR 31/3185			And the second second		
606F 11/267					
		- I - enter		Continued on Issue Sli	ip Inside File Jacket
1/29/24	FUTTIE BERSILI			ſ	1126/01
	DRAWINGS			CLAIN	IS ALLOWED
DISCLAIMER	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
	2	3	and the	38	1
The term of this patent			4	NOTICE OF AL	LOWANCE MAILED
subsequent to (date) has been disclaimed.	(Assistant I	Examinar)	(Date)		
The term of this patent shall				1976	HEB
not extend beyond the expiration date of U.S Patent. No.	R. STEPH PRIMARY	EXAMINE	e	e e e e e e e e e e e e e e e e e e e	
	A.U. 21.	3.3	1 V .	Amount Due	Date Paid
	RSOLG	Xalline 8	121/03 (Date)	\$1330	1-9-04
	Filmary	xamiñēr)	(Date)	7 /	TCH NUMBER
The terminalmonths of this patent have been disclaimed.	W hus (Leger Instrume	nts Examiner)	10-2603 (Date)		
WARNING: The information disclosed herein may be rest Possession outside the U.S. Patent & Tradem	V tricted. Unauthorized of	disclosure may be pro	hibited by the I	United States Code Title ?	5, Sections 122, 181 and 368



UNITED STATES PATENT AND TRADEMARK OFFICE

Commissioner for Patents United States Patent and Trademark Office Washington, D.C. 20231 www.uspig.gov

CONFIRMATION NO. 6871

Bib Data Sheet

SERIAL NUMBE 09/771,391	R FILING DATE 01/26/2001 RULE				GROUP ART UNIT 2858		ATTORNEY DOCKET NO. GR 00 P 1142	
Eckehard Pl Andreas Tat CONTINUING E COREIGN APP GERMANY GERMANY	en, Munchen, GERMANY attner, Munchen, GERMA uber, Unterschleissheim, DATA ***********************************	4NY; GERMAN ****	۱ Υ;					
Foreign Priority claimed 35 USC 119 (a-d) condit met Verified and Acknowledged	ions ves no Allewance		STATE OR COUNTRY GERMANY	SHEE DRAW 2	/ING	TOT/ CLAII 38	MS	INDEPENDENT CLAIMS 2
ADDRESS LERNER AND GF Post Office Box 2 Hollywood ,FL 33	480							
TLE	nd method for testing a c	ircuit con	ponent of the	electric	cal circ	cuit		· · · · · · · · · · · · · · · · · · ·
FILING FEE RECEIVED	EES: Authority has been lo to charge/o lo for followir	given in credit DE	Paper		□ All □ 1. ⁻ time) □ 1. ⁻	I Fees 16 Fees 17 Fees 18 Fees ther	(Pro	cessing Ext. of

PATENT APPLICATION SERIAL NO.

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

01 FL:103 324.00 DP

PTO-1556

(5/87)

*U.S. GPO: 1999-459-082/19144

XILINX EXHIBIT 1002 Page 4

LERNER AND GREENBE , J, P.A. PATENT ATTORNEYS AND ATTORNEYS AT LAW

01-24-01

2445 Hollywood Boulevard Hollywood, Florida 33020 Tel: (954) 925-1100 Fax: (954) 925-1101

PATENTUSASM www.patentusa.com patentus@patentusa.com

<u>Mailing Address</u>: Post Office Box 2480 Hollywood, FL 33022-2480 w York Office

New York Office 153 E 57th Street Suite 15G New York, NY 10022

"Express Mail" mailing label number <u>EL758651494US</u> Date of Deposit January 26, 2001

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Docket No.: GR 00 P 1142

Herbert L. Lerner (NY Bar) Laurence A. Greenberg (FL Bar)

Werner H. Stemer (FL Bar), Senior Attorney

Ralph E. Locher (FL, IL, MO Bars)

Mark P. Weichselbaum (TN Bar)

Gregory L. Mayback (FL Bar)

Otto S. Kauder (Reg. Pat. Agent) Loren Donald Pearson (FL Bar)

Markus Nolff (FL Bar)

Manfred Beck (US & German Pat. Agent)

Date: January 26, 2001

Wichen MICHAEL BURN

Hon. Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

Enclosed herewith are the necessary papers for filing the following application for Letters Patent:

Applicant : AARON NYGREN ET AL.

Title

LAG:kc

: ELECTRICAL CIRCUIT AND METHOD FOR TESTING A CIRCUIT COMPONENT OF THE ELECTRICAL CIRCUIT

2 sheets of formal drawings in triplicate. A check in the amount of \$1,034.00 covering the filing fee.

This application is being filed without a signed oath or declaration under the provisions of 37 CFR 1.53(f). Applicants await notification of the date by which the oath or declaration and the surcharge are due, pursuant to this rule.

The Patent and Trademark Office is hereby given authority to charge Deposit Account No. 12-1099 of Lerner and Greenberg, P.A. for any fees due or deficiencies of payments made for any purpose during the pendency of the above-identified application.

Respectfully submitted For

LAURENCE A. GREENBERG REG. NO. 29,308

> XILINX EXHIBIT 1002 Page 5

GR 00 P 1142

5

Ŧ

5

1

20

ELECTRICAL CIRCUIT AND METHOD FOR TESTING A CIRCUIT COMPONENT

OF THE ELECTRICAL CIRCUIT

Background of the Invention:

Field of the Invention:

The present invention relates to an electrical circuit having circuit components that are connected through a bus where at least one of the circuit components can be tested independently of the other circuit components. Additionally, the present invention relates to a method for testing a circuit component that is connected to other circuit components through a bus, where the circuit component that is to be tested, can be tested independently of the other circuit ក្ខា15 components.

The circuit component that is to be tested is, by way of example, a so-called macro of an integrated circuit. When testing an integrated circuit, particular macros need or are intended to be tested individually, i.e. independently of the other circuit components of the integrated circuit.

Although only a relatively small part of the integrated circuit is tested during such tests, such tests are frequently 25 relatively complex, particularly on account of the very high XILINX EXHIBIT 1002 Page 6

-1-

currents that can flow through the integrated circuit during testing, and on account of the associated extreme evolution of heat. For the aforementioned reasons, unreliable test results are sometimes also obtained.

Summary of the Invention:

5

匚10

The first from the star three shall be

□ ₩15

20

25

It is accordingly an object of the invention to provide an electrical circuit having circuit components that are connected through a bus and a method of testing at least one of the circuit components independently of the other circuit components which overcomes the above-mentioned disadvantageous of the prior art electrical circuits and methods of this general type, and in which the circuit components that are to be tested, can be reliably tested with a minimum amount of effort.

With the foregoing and other objects in view there is provided, in accordance with the invention an electrical circuit that includes a bus; and a plurality of circuit components which are connected via the bus. At least one of the plurality of circuit components defines a circuit component to be tested and is configured to be tested independently from all others of the plurality of circuit components. The circuit component to be tested is configured to perform an operation, during the testing thereof, that is selected from the group consisting of outputting no data to XILINX EXHIBIT 1002

-2-

Page 7

the bus, and outputting data to the bus that is other than data which would be output to the bus during normal operation.

With the foregoing and other objects in view there is also provided, in accordance with the invention, a method for 5 testing a circuit component which is connected to other circuit components via a bus. The method includes a step of providing a plurality of circuit components that are connected to a bus. At least one of the plurality of circuit components <u></u>10 is configured such that it can be tested independently from all others of the plurality of circuit components, where the at least one of the plurality of circuit components defines a circuit component to be tested. While testing the circuit component to be tested, an operation is performed, with the circuit component to be tested. The operation is selected from 間15 the group consisting of outputting no data to the bus, and outputting data to the bus that is other than data which would be output to the bus during normal operation.

U) []]] -[]

Accordingly, the electrical circuit and the method are 20 distinguished

- in that, during testing, the at least one circuit component which can be tested independently of the other circuit components outputs no data to the bus and/or, instead of the 25 data which would need to be output to the bus during normal XILINX EXHIBIT 1002 Page 8

-3-

operation, outputs other data to the bus (characterizing part of patent claim 1), and

- in that steps are taken to ensure that, during testing, the circuit component which is to be tested outputs no data to the bus and/or, instead of the data which would need to be output to the bus during normal operation, outputs other data to the bus (characterizing part of patent claim 2).

5

By providing these features it is possible to ensure that the **[**10 15 output drivers of the circuit component which is to be tested do not consume any power at all or only very little power. This is plausible for the case in which the circuit component which is to be tested outputs no data to the bus, but also applies to the case in which data are output to the bus. This is because the data which, if at all, are output to the bus by the circuit component which is tested, while it is being tested, are not the data which would be output to the bus by the tested circuit component during normal operation. The data 20 can therefore be selected and output such that the power consumption of the output drivers is minimal.

The output drivers have a low power consumption when, amongst other things, the data which are to be output to the bus do 25 not change or change only infrequently. The reason for this is that, in this case, the bus lines, which can have a XILINX EXHIBIT 1002

-4-

Page 9

considerable capacity and which may require relatively high currents for reloading them, particularly at high clock frequencies, need not be reloaded or need be reloaded only infrequently. Reloading of the bus lines, which is necessary infrequently or is not necessary at all, has the positive effect that the output drivers need never or need only infrequently deliver high currents. The effect achieved by this, in turn, is that, during testing, the relevant circuit component does not become nearly as hot as would be the case without the inventive measures regarding the absence of output data or the limitation on the output data.

5

C10

En an En

н

_____ ₩15

A low power consumption by the output drivers and the associated advantages can also be achieved by providing, additionally or alternatively, for the data which need to be output to the bus to be able to be output so as to bypass the output drivers during testing. The output drivers can then be switched off or deactivated during testing.

20 The fact that, while it is being tested, the tested circuit component does not output data to the bus, and/or that it outputs data other than data which is output in the normal case, does not affect the test result. The circuit component which is to be tested is, of course, intended to be tested 25 independently of the other circuit components, which means that it is not necessary for data interchange between the XILINX EXHIBIT 1002 Page 10

-5-

circuit components of the electrical circuit to take place via the bus.

The electrical circuit and the method therefore make it possible for circuit components, which are to be tested, to be reliably tested with a minimum amount of effort.

5

210

then the star the first

5

₩ 1015

20

25

In accordance with an added feature of the invention, the circuit component to be tested includes output drivers for outputting data to the bus, the output drivers being deactivated during testing of the circuit component to be tested.

In accordance with an additional feature of the invention, the output drivers are deactivated by a test unit which is testing the circuit component to be tested.

In accordance with an another feature of the invention, a device is provided that is selected from the group consisting of a logic unit and a selection circuit. The device is for deactivating the output drivers. The device ensures: that during normal operation of the circuit component to be tested, the output drivers are controlled based upon an enable signal which is supplied to the circuit component to be tested by a bus control device which controls the bus, and that during testing of the circuit component to be tested, the output XILINX EXHIBIT 1002 Page 11

-6-

drivers are controlled based upon a test control signal which the test unit supplies to the circuit component to be tested.

In accordance with a further feature of the invention, the device is the logic unit, and the logic unit provides an output signal resulting from a logical combination of the enable signal and a test control signal.

In accordance with a further added feature of the invention, the device is selected to be the selection circuit, the output drivers include control connections, and the selection circuit is formed by a multiplexer which selectively connects the enable signal or the test control signal to the control connections of the output driver.

In accordance with a further additional feature of the invention, a bus control device is provided for controlling the bus and for receiving a signal indicating testing of the circuit component to be tested.

20

25

[]10 [] []

口 月15 町

> In accordance with yet an added feature of the invention, during testing of the circuit component to be tested, the bus control device ensures that the bus is terminated by a device selected from the group consisting of the bus control device and one of the others of the plurality of circuit components.

> > XILINX EXHIBIT 1002 Page 12

-7-

In accordance with yet an additional feature of the invention, the operation performed by the circuit component to be tested, during the testing thereof, is outputting data to the bus that is other than the data which would be output to the bus during normal operation, and the data outputted to the bus is data selected from the group consisting of infrequently changing data and non-changing data.

5

di^{ne} first

il¹

j.

T

In accordance with yet another feature of the invention, a **2**10 device is provided that is selected from the group consisting of a logic unit and a selection circuit. The device ensures: that during normal operation of the circuit component to be tested, data that actually needs to be output to the bus are output to the bus, and that during testing of the circuit **N**15 component to be tested, the data outputted to the bus is from a test unit carrying out the testing of the circuit component to be tested.

In accordance with yet a further feature of the invention, the device is selected to be the logic unit. The logic unit 20 provides an output signal resulting from a logical combination of the data which would be output to the bus during normal operation and a test control signal. The test unit uses the test control signal to indicate that it is currently testing 25 the circuit component to be tested.

> XILINX EXHIBIT 1002 Page 13

- 8 -

GR 00 P 1142

In accordance with yet a further added feature of the invention, the device is selected to be the selection circuit. The circuit component to be tested includes output drivers for outputting data to the bus, and the selection circuit is formed by a multiplexer which selectively connects to the output drivers either the data which would be output to the bus during normal operation or the test control signal supplied by the test unit.

5

The light from the star star.

1. 1. 1. 1. 1

_ ____10 In accordance with yet a further additional feature of the invention, the circuit component to be tested includes output drivers for outputting data to the bus, and each one of the output drivers is provided with a device that is selected from the group consisting of a logic unit and a selection circuit. TU 15

In accordance with an added feature of the invention, each one of the output drivers receives an input signal that is an output signal of the respectively provided device.

In accordance with an additional feature of the invention, the 20 circuit component to be tested includes output drivers with output connections; the operation performed by the circuit component to be tested, during testing thereof, is outputting data to the bus that is other than data which would be output 25 to the bus during normal operation; and the outputted data are

> XILINX EXHIBIT 1002 Page 14

-9-

supplied to points situated between the output connections of the output drivers and the bus.

In accordance with another feature of the invention, a switching device is provided for supplying the outputted data to the points situated between the output connections of the output drivers and the bus.

In accordance with a further feature of the invention, a logic unit is provided for controlling the switching device.

In accordance with yet a further feature of the invention, the logic unit provides an output signal resulting from a logical combination of an enable signal and a test control signal.

In accordance with a concomitant feature of the invention, the switching device, when turned on, connects the points situated between the output connections of the output drivers and the bus to at least one point which has a predetermined potential.

20

5

⊂10

iter for

i nga sura In grad

C F15

Other features which are considered as characteristic for the invention are set forth in the appended claims.

Although the invention is illustrated and described herein as 25 embodied in an electrical circuit and method for testing a circuit component of the electrical circuit, it is XILINX EXHIBIT 1002

Page 15

-10-

nevertheless not intended to be limited to the details shown, since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

5

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

Fig. 1 shows a first illustrative embodiment of the inventive electrical circuit;

៧15 ៣

25

C10

the star of the star star star star

Fig. 2 shows a second illustrative embodiment of the electrical circuit; and

Fig. 3 shows a third illustrative embodiment of the electrical circuit.

Description of the Preferred Embodiments:

The electrical circuit described below is an integrated circuit. However, before continuing, it should be pointed out that there is no restriction to this. The electrical circuit may also be any other electrical circuit.

> XILINX EXHIBIT 1002 Page 16

-11-

Referring now to the figures of the drawing in detail and first, particularly, to Fig. 1 thereof, there is shown a first illustrative embodiment of an inventive electrical circuit.

The electrical circuit shown in figure 1 includes circuit components (macros) SK1, SK2, ... SKn, a bus "BUS" which connects the circuit components SK1, SK2, ... SKn, and a bus control device BUSCONTROL which handles the control (in particular the arbitration) of the bus "BUS".

5

210

. .

-

二 半 15

25

The circuit components SK1, SK2, ... SKn include at least one circuit component which can be tested individually, i.e. independently of the other circuit components of the electrical circuit.

In the example under consideration, this circuit component is the circuit component denoted by the reference symbol SK1.

20 In the example under consideration, the circuit component SK1 is a memory module, more precisely a DRAM macro. However, before continuing, it should be pointed out that there is no restriction to this. The testable circuit component as described below may also be any other circuit component.

> XILINX EXHIBIT 1002 Page 17

-12-

For testing the circuit component SK1, a test unit TE is provided. In the example under consideration, this test unit is a component part of the circuit component SK1 which is to be tested. However, there is no restriction to this either. The test unit TE may also be provided outside the circuit component SK1 which is to be tested; in this context, it may be provided at random points within the electrical circuit, or else outside the electrical circuit.

10 The test unit TE

- inputs test data TESTIN into the circuit component SK1 which is to be tested,

- outputs test data TESTOUT from the circuit component SK1 which is to be tested,

- uses a test control signal TESTC to control the circuit component SK1 which is to be tested, and

20

5

The first first first

1

回15 面 口

- uses the test data TESTIN and TESTOUT to check whether the circuit component SK1 which is to be tested is operating correctly.

During normal operation of the circuit component SK1, that is to say when and so long as the circuit component SK1 is not being tested,

5 - data are supplied to the circuit component SK1 via the bus "BUS" and a data reception apparatus (not shown in figure 1), and

- the circuit component SK1 outputs data to the bus "BUS" via a multiplicity of output drivers, of which only a single output driver T is shown in figure 1.

In the example under consideration, the output drivers T are so-called tristate drivers and are activated and deactivated by the bus control device BUSCONTROL, more precisely by an enable signal EN output by the latter. When the output drivers T are activated, which may be the case when EN=1 in the example under consideration, they output the data supplied to them to the bus "BUS". When the output drivers T are deactivated, which may be the case when EN=0 in the example under consideration, they cannot output any data to the bus

-14-

During testing of the circuit component SK1,

"BUS"; they are then in a high-impedance state.

XILINX EXHIBIT 1002 Page 19

gyvalgal oltofold

20

Z10

- the test data TESTIN from the test unit TE are used by the circuit component SK1 instead of the data supplied to it via the bus "BUS",

5 - the data normally output to the bus "BUS" are used as test data TESTOUT for the test unit TE, and

- instead of the data normally output to the bus "BUS", other data are output to the bus.

In the example under consideration, the data which are output to the bus "BUS" while the circuit component SK1 is being tested are generated independently of the data which actually need to be output to the bus; they have the special feature that they do not change or change only very infrequently.

In the example under consideration, data which represent the level "0" are continuously output to the bus "BUS" while the circuit component SK1 is being tested.

20

210

ж^и Шл

<u>ļ.</u>

> In the example under consideration, when which data are output to the bus "BUS" is determined by a logic unit connected upstream of the output drivers T.

25 In the example under consideration, this logic unit includes an AND gate AND which receives as input signals the data DOUT XILINX EXHIBIT 1002 Page 20

-15-

which need to be output to the bus "BUS" during normal operation of the circuit component SK1 and the test control signal TESTC, and whose output signal is supplied to the output driver T as input signal.

During normal operation of the circuit component SK1, the test control signal TESTC has the value "1". The result of this is that the output signal from the AND gate is equivalent to the input signal DOUT of the AND gate. This means that, during normal operation of the circuit component SK1, the data DOUT which actually need to be output to the bus "BUS" are output to the bus.

During testing of the circuit component SK1, the test control signal has the value "0". The result of this is that the output signal from the AND gate has the value "0", irrespective of the value of the other input signal of the AND gate. This means that the value "0" is continuously output to the bus while the circuit component SK1 is being tested.

20

25

5

C10

The line line

115 115 115

> The fact that, while it is being tested, the circuit component SK1 outputs data which never change or change only infrequently to the bus "BUS" has the positive effect that the bus lines need never be reloaded or need be reloaded only infrequently. This is advantageous because

-16-

- the output drivers T consequently consume only relatively little power, and

- the output drivers T and hence also the circuit component SK1 do not heat up excessively.

The low power consumption of the electrical circuit during testing and the relatively low temperature of the electrical circuit during testing mean that the circuit component SK1 which is to be tested can be reliably tested with a minimum of effort. In particular, it means that

- the number and size of the elements (needles) used to supply the electrical circuit with power during testing can be kept small, and

- it is a comparatively simple matter to carry out lowtemperature tests.

20 The fact that the data DOUT which actually need to be output to the bus "BUS" are not output to the bus while the circuit component SK1 is being tested, but instead other data are output to the bus, has no negative effect on the test result. The circuit component SK1 which is to be tested is, of course, 25 intended to be tested independently of the other circuit

components of the electrical circuit, so that it is
XILINX EXHIBIT 1002

Page 22

-17-

5

unimportant whether, and possibly which, data are output to the bus by the circuit component SK1.

5

10

ļ

0 |-|]15

20

The fact that the circuit component SK1 outputs data to the bus "BUS" is nevertheless found to be advantageous. If the circuit component SK1 were to automatically deactivate its output drivers (put them into the high-impedance state) during testing, this could lead to problems. In general, this is because the components connected to the bus "BUS" are not intended to (must not) ever, or possibly only to briefly, have all of the output drivers put into the high-impedance state at the same time. The bus "BUS" is intended to (must) be continually terminated by precisely one of the components which are connected to it.

This problem does not arise in the present case, however. This means that the bus control device BUSCONTROL can continue to operate unchanged while the circuit component SK1 is being tested, and can retain exclusive control via the bus "BUS". This in turn makes it possible for a plurality of circuit components of the electrical circuit to be tested at the same time.

It ought to be clear that it is not imperative for data 25 continuously representing the level "0" to be output to the bus "BUS" while the circuit component SK1 is being tested. XILINX EXHIBIT 1002 Page 23

-18-

Data continuously representing the level "1" can also be output to the bus "BUS". Furthermore, provision may be made for data which do not continuously have one predetermined level, but instead change, to be output to the bus "BUS" while the circuit component SK1 is being tested. In this case, the important factor is that the data which are output to the bus change only relatively infrequently, and thus it is essentially possible to attain the same advantageous effects as in the case when data which do not change are output to the bus.

5

210

4

.

ល15 កា

20

25

 It should likewise be clear that the logic unit used to generate the data which need to be output to the bus does not necessarily have to be an AND gate AND of the design and arrangement described. There are innumerable other options for this: by way of example, a NAND gate may be used instead of the AND gate AND. As another example, a multiplexer can be used to selectively connect, to the output driver T, the data DOUT which need to be output during normal operation or data which need to be output during testing.

The electrical circuit can alternatively be designed such that, while it is being tested, the circuit component which is to be tested outputs no data to the bus.

> XILINX EXHIBIT 1002 Page 24

-19-

An illustrative embodiment of such an electrical circuit is shown in figure 2 and is described below with reference thereto.

The electrical circuit shown in figure 2 is largely consistent 5 with the electrical circuit shown in figure 1. Like the electrical circuit shown in figure 1, it (the electrical circuit shown in figure 2) includes circuit components (macros) SK1, SK2, ... SKn, a bus "BUS" which connects the **2**10 circuit components SK1, SK2, ... SKn, and a bus control device in and BUSCONTROL which handles the control (in particular the i, i Į. arbitration) of the bus "BUS". Of the circuit components ļ, present SK1, SK2, ... SKn, the intention is also again for the <u>ٿ</u> circuit component denoted by the reference symbol SK1 to be 1 115 tested individually, i.e. independently of the other circuit Ţ, components of the electrical circuit. The circuit component ž. which is to be tested is tested by a test unit TE which, like the test unit TE provided in the electrical circuit shown in figure 1, is contained in the circuit component which is to be tested, i.e. the circuit component SK1. To this extent, the 20 electrical circuit shown in figure 2 is equivalent to the electrical circuit shown in figure 1.

Unlike the circuit component SK1 shown in figure 1, however, 25 the circuit component SK2 shown in figure 2 outputs no data to the bus "BUS" while it is being tested.

> XILINX EXHIBIT 1002 Page 25

-20-

In the example under consideration, this is achieved in that the (control) connections of the output drivers T (which are also present in the circuit component SK1 shown in figure 2), which connections can be used to activate and deactivate the output drivers, no longer have the enable signal EN which is output by the bus control device BUSCONTROL applied to them, but instead have the output signal from a logic unit connected upstream of the control connection applied to them.

5

910 9 7

ļ.,

1

TU15 T C In the example under consideration, this logic unit includes an AND gate AND which receives as input signals, the enable signal EN and the test control signal TESTC which is also provided in the electrical circuit shown in figure 2. The output signal of the AND gate AND is used to control the output drivers T.

During normal operation of the circuit component SK1, the test control signal TESTC has the value "1". The result of this is 20 that, during normal operation of the circuit component SK1, the signal used to control the output drivers corresponds to the enable signal EN.

During testing of the circuit component SK1, the test control 25 signal has the value "0". The result of this is that the signal used to control the output drivers T continuously has XILINX EXHIBIT 1002 Page 26

-21-

the value "0" while the circuit component SK1 is being tested, as a result of which the output drivers T are deactivated and cannot output data to the bus "BUS".

5 Unlike in the electrical circuit shown in figure 1, in the electrical circuit shown in figure 2, the test control signal TESTC is not supplied only to the circuit component SK1 which is to be tested, but also to a bus termination logic unit BTL, which is a component part of the bus control device BUSCONTROL in the example under consideration.

|

៧15 ៣

20

The bus termination logic unit BTL ensures that, during testing of the circuit component SK1 (when and so long as the test control signal TESTC is signaling that the circuit component SK1 is currently being tested), the bus "BUS" is terminated by one of the other components connected to the bus "BUS". In the example under consideration, the bus termination logic unit BTL terminates the bus "BUS" itself if required. Alternatively, provision could be made for the bus termination logic unit BTL to activate the output drivers of one of the other circuit components connected to the bus "BUS" while the circuit component SK1 is being tested, and for it then to have these circuit components terminate the bus.

25 It ought to be clear that the logic unit used to generate the control signal for controlling the output drivers T need not XILINX EXHIBIT 1002 Page 27

-22-

necessarily be an AND gate AND of the design and arrangement described. There are innumerable other options for this: by way of example, a NAND gate may be used instead of the AND gate AND, or else a multiplexer which is used to selectively connect the enable signal EN or the test control signal TESTC to the control connection of the output drivers T.

5

910 0

11. 11. 1

<u>ٿ</u>ج

¥ 15

4

The fact that no data are output to the bus "BUS" while the circuit component SK1 is being tested has the positive effect that the output drivers T have no or only a negligibly low power consumption and consequently do not heat up at all, or heat up only to a very small extent.

The low power consumption of the electrical circuit during testing and the relatively low temperature of the electrical circuit during testing mean that the circuit component SK1 which is to be tested can be reliably tested with a minimum of effort. In particular, this means that

- the number and size of the elements (needles) used to supply the electrical circuit with power during testing can be kept small, and

it is a comparatively simple matter to carry out low temperature tests.

-23-

These advantages are even more pronounced in the electrical circuit shown in figure 2 than is the case in the electrical circuit shown in figure 1.

The electrical circuit shown in figure 3 and described below 5 with reference thereto permits the advantage of the electrical circuit shown in figure 1, namely that, during testing of the circuit component which is to be tested, the bus is terminated, as may be necessary, by the actual circuit **2**10 component which is to be tested, to be combined with the advantage of the electrical circuit shown in figure 2, namely that the output drivers of the circuit component which is to be tested have no or only a negligibly low power consumption while the circuit component is being tested.

Mar Real

. . 4

IJ , The

jul.

į. **W**15 **T**

<u>ا</u>

The electrical circuit shown in figure 3 is largely consistent with the electrical circuits shown in figures 1 and 2. Like the electrical circuits shown in figures 1 and 2, it (the electrical circuit shown in figure 3) includes circuit 20 components (macros) SK1, SK2, ... SKn, a bus "BUS" which connects the circuit components SK1, SK2, ... SKn, and a bus control device BUSCONTROL which handles the control (in particular the arbitration) of the bus "BUS". Of the circuit components present SK1, SK2, ... SKn, the intention is also again for the circuit component denoted by the reference symbol SK1 to be tested individually, i.e. independently of XILINX EXHIBIT 1002 Page 29

-24-

the other circuit components of the electrical circuit. The circuit component which is to be tested is tested by a test unit TE which, like the test unit TE provided in the electrical circuits shown in figures 1 and 2, is contained in the circuit component which is to be tested, i.e. the circuit component SK1. To this extent, the electrical circuit shown in figure 3 is equivalent to the electrical circuits shown in figures 1 and 2.

5

20

Like the circuit component SK1 shown in figure 1 and by **C**10 contrast with the circuit component SK1 shown in figure 2, the į. circuit component SK1 shown in figure 3 outputs data to the . Ű bus "BUS" as required (particularly when the circuit component ļ. SK1 is determined by the bus control device BUSCONTROL as bus 1 master) while the circuit component SK1 is being tested. <u>]</u>15

In the example under consideration, however, this is done not by means of the output drivers T, which are also present for the circuit component SK1 shown in figure 3, but rather by applying a predetermined potential or potential profile to points situated between the output connections of the output drivers T and the bus "BUS".

In the example under consideration, the predetermined 25 potential is ground potential. It may also be any other

> XILINX EXHIBIT 1002 Page 30

-25-

potential and also a potential which changes over time, however.

In the example under consideration, a predetermined potential or potential profile is applied to the points situated between 5 the output connections of the output drivers T and the bus "BUS" by means of a switching device S, which in the present case is formed by a transistor. In this context, it is basically unimportant what type of transistor this is. Instead of the transistor, any other switching device may also be **C**10 used, for example a so-called transmission gate.

aller aller f

<u>ئىچ</u> Щ Ĵ

-

Ē . .

<u>.</u>

15 m

The switching device S is controlled by a logic unit. In the example under consideration, this logic unit includes a NOR gate NOR and an inverter I, with the NOR gate NOR receiving a test control signal TESTC and an enable signal EN inverted by the inverter I as input signals, and the output signal from the NOR gate NOR being used to control the switching device S.

The test control signal TESTC and the enable signal EN are 20 consistent with the signals of the same name in the electrical circuits shown in figures 1 and 2.

The output drivers T of the circuit component SK1 which is to be tested are deactivated while the circuit component is being 25 tested. In the example under consideration, this is achieved XILINX EXHIBIT 1002 Page 31

-26-

in that the (control) connections of the output drivers T, which connections can be used to activate and deactivate the output drivers, have the output signal from a logic unit which is connected upstream of the control connection applied to them, as in the case of the electrical circuit shown in figure 2.

5

C10

The second

.

IJ 5 <u>ļ</u> E.

1

ľ.

1 In the example under consideration, as in the case of the electrical circuit shown in figure 2, this logic unit includes an AND gate AND which receives the test control signal TESTC and the enable signal EN as input signals, and whose output signal is used to control the output drivers T.

The switching device S, which controls the termination of the bus "BUS", and the output drivers T are controlled by the []15 logic units AND and I/NOR such that the following conditions are established as a result:

TESTC	EN	Action
0	0	Test mode
		Output drivers deactivated
		Termination inactive
0	1	Test mode
		Output drivers deactivated
		Termination active

XILINX EXHIBIT 1002 Page 32

ſ	1	0	Normal operation
			Output drivers deactivated
	1	1	Normal operation
			Output drivers activated

The electrical circuit shown in figure 3

- has the advantages, as compared with the electrical circuit shown in figure 1,

- that the path via which the data DOUT are output during normal operation contains no additional logic unit, which means that data can be output more quickly, and

- that the output drivers are deactivated during testing of the circuit component which is to be tested, which means that they consume less power during testing and consequently also heat up to a lesser extent, and

15

20

5

 \overline{C}_{10}

1

- has the advantage, as compared with the electrical circuit shown in figure 2, that the circuit component which is to be tested terminates the bus itself, which means that it is possible to dispense with the bus termination logic unit BTL or similar devices.

-28-

Furthermore, this is achieved without having to accept significant disadvantages as compared with the electrical circuits shown in figures 1 and 2.

5 It ought to be clear that the logic units used to generate the control signals for controlling the output drivers T and the switching device S need not necessarily be designed and arranged as described. There are innumerable other options for this.

10 110 110

1. M.

·يتيية

ha Cr.

20

25

The fact that the output drivers T are deactivated while the circuit component SK1 is being tested has the positive effect that they have no or only a negligibly low power consumption and consequently do not heat up at all or heat up only to a very small extent.

The low power consumption of the electrical circuit during testing and the relatively low temperature of the electrical circuit during testing mean that the circuit component SK1 which is to be tested can be reliably tested with a minimum of effort. In particular, it means that

- the number and size of the elements (needles) used to supply the electrical circuit with power during testing can be kept small, and

-29-

- it is a comparatively simple matter to carry out lowtemperature tests.

5

<u>]</u>

□ ⊭ 105

 The precautions taken for testing the circuit component which is to be tested do not in any way impair it during normal operation. In particular, there is no need for concern about any kind of effects on the operating speed and the other essential properties of the circuit component which is to be tested.

A common feature of the electrical circuits described, independently of the details of the practical implementation, is that they provide an amazingly simple way of reliably testing circuit components which are to be tested with a minimum of effort.

XILINX EXHIBIT 1002 Page 35

-30-

We claim:

1. An electrical circuit comprising:

a bus; and

a plurality of circuit components which are connected via said bus, at least one of said plurality of circuit components defining a circuit component to be tested and configured to be tested independently from all others of said plurality of circuit components;

said circuit component to be tested configured to perform an operation, during testing thereof, that is selected from the group consisting of outputting no data to said bus, and outputting data to said bus that is other than data which would be output to said bus during normal operation.

2. The electrical circuit according to claim 1, wherein said circuit component to be tested includes output drivers for outputting data to said bus, said output drivers being deactivated during testing of said circuit component to be tested.

3. The electrical circuit according to claim 2, wherein said output drivers are deactivated by a test unit which is testing said circuit component to be tested.

-31-

XILINX EXHIBIT 1002 Page 36
4. The electrical circuit according to claim 3, comprising a device selected from the group consisting of a logic unit and a selection circuit, said device for deactivating said output drivers, said device ensuring:

that during normal operation of said circuit component to be tested, said output drivers are controlled based upon an enable signal which is supplied to said circuit component to be tested by a bus control device which controls said bus, and

that during testing of said circuit component to be tested, said output drivers are controlled based upon a test control signal which the test unit supplies to said circuit component to be tested.

5. The electrical circuit according to claim 4, wherein said device is said logic unit, said logic unit providing an output signal resulting from a logical combination of the enable signal and a test control signal.

6. The electrical circuit according to claim 4, wherein said device is said selection circuit, said output drivers include control connections, and said selection circuit is formed by a multiplexer which selectively connects the enable signal or

> XILINX EXHIBIT 1002 Page 37

DGXXIIGI.CXED

-

the test control signal to said control connections of said output driver.

7. The electrical circuit according to claim 1, comprising a bus control device for controlling said bus and for receiving a signal indicating testing of said circuit component to be tested.

8. The electrical circuit according to claim 7, wherein, during testing of said circuit component to be tested, said bus control device ensures that said bus is terminated by a device selected from the group consisting of said bus control device and one of said others of said plurality of circuit components.

9. The electrical circuit according to claim 1, wherein the operation performed by said circuit component to be tested, during the testing thereof, is outputting data to said bus that is other than the data which would be output to said bus during normal operation, and the data outputted to said bus is data selected from the group consisting of infrequently changing data and non-changing data.

10. The electrical circuit according to claim 9, comprising a device selected from the group consisting of a logic unit and a selection circuit, said device ensuring:

XILINX EXHIBIT 1002 Page 38

-33-

that during normal operation of said circuit component to be tested, data that actually needs to be output to said bus are output to said bus, and

that during testing of said circuit component to be tested, the data outputted to said bus is from a test unit carrying out the testing of said circuit component to be tested.

11. The electrical circuit according to claim 10, wherein said device is said logic unit, said logic unit providing an output signal resulting from a logical combination of the data which would be output to said bus during normal operation and a test control signal, said test unit using said test control signal to indicate that it is currently testing said circuit component to be tested.

12. The electrical circuit according to claim 10, wherein said device is said selection circuit, said circuit component to be tested includes output drivers for outputting data to said bus, said selection circuit is formed by a multiplexer which selectively connects to said output drivers either the data which would be output to said bus during normal operation or said test control signal supplied by said test unit.

-34-

13. The electrical circuit according to claim 10, wherein said circuit component to be tested includes output drivers for outputting data to said bus, and each one of said output drivers is provided with a device that is selected from the group consisting of a logic unit and a selection circuit.

14. The electrical circuit according to claim 13, wherein each one of said output drivers receives an input signal that is an output signal of said respectively provided device.

15. The electrical circuit according to claim 1, wherein:

said circuit component to be tested includes output drivers with output connections;

the operation performed by said circuit component to be tested, during testing thereof, is outputting data to said bus that is other than data which would be output to said bus during normal operation; and

the outputted data are supplied to points situated between said output connections of said output drivers and said bus.

16. The electrical circuit according to claim 15, comprising a switching device for supplying the outputted data to said

-35-

XILINX EXHIBIT 1002 Page 40

osyziste ditero

<u>_</u>

points situated between said output connections of said output drivers and said bus.

17. The electrical circuit according to claim 16, comprising a logic unit for controlling said switching device.

18. The electrical circuit according to claim 17, wherein said logic unit provides an output signal resulting from a logical combination of an enable signal and a test control signal.

19. The electrical circuit according to claim 16, wherein said switching device, when turned on, connects said points situated between said output connections of said output drivers and said bus to at least one point which has a predetermined potential.

20. A method for testing a circuit component which is connected to other circuit components via a bus, the method which comprises:

providing a plurality of circuit components that are connected to a bus;

configuring at least one of the plurality of circuit components such that it can be tested independently from all others of said plurality of circuit components, the at least XILINX EXHIBIT 1002 Page 41

-36-

one of the plurality of circuit components defining a circuit component to be tested; and

while testing the circuit component to be tested, performing an operation with the circuit component to be tested, the operation selected from the group consisting of outputting no data to the bus, and outputting data to the bus that is other than data which would be output to the bus during normal operation.

21. The method according to claim 20, which comprises:

providing the circuit component to be tested with output drivers for outputting data to the bus; and

deactivating the output drivers during testing of the circuit component to be tested.

22. The method according to claim 21, which comprises deactivating the output drivers by a test unit which is testing the circuit component to be tested.

23. The method according to claim 22, which comprises:

providing a device for deactivating the output drivers;

-37-

selecting the device from the group consisting of a logic unit and a selection circuit;

using the device to ensure:

that during normal operation of the circuit component to be tested, the output drivers are controlled based upon an enable signal which is supplied to the circuit component to be tested by a bus control device which controls the bus, and

that during testing of the circuit component to be tested, the output drivers are controlled based upon a test control signal which the test unit supplies to the circuit component to be tested.

24. The method according to claim 23, which comprises using the logic unit to provide an output signal resulting from a logical combination of the enable signal and a test control signal.

25. The method according to claim 23, which comprises providing the output drivers with control connections, and forming the selection circuit by a multiplexer which selectively connects the enable signal or the test control signal to the control connections of the output driver.

-38-

1

26. The method according to claim 20, which comprises signaling a bus control device which controls the bus that the circuit component to be tested is undergoing a test.

27. The method according to claim 26, which comprises using the bus control device to ensure that, during testing of the circuit component to be tested, the bus is terminated by a device selected from the group consisting of the bus control device and one of the others of the plurality of circuit components.

28. The method according to claim 20, wherein the operation performed by the circuit component to be tested, during the testing thereof, is outputting data to the bus that is other than the data which would be output to the bus during normal operation, and selecting the data output to the bus from the group consisting of infrequently changing data and nonchanging data.

29. The method according to claim 28, which comprises:

selecting a device from the group consisting of a logic unit and a selection circuit;

using the device to ensure:

-39-

that during normal operation of the circuit component to be tested, data that actually needs to be output to the bus are output to the bus, and

that during testing of the circuit component to be tested, the data outputted to the bus is from a test unit carrying out the testing of the circuit component to be tested.

30. The method according to claim 29, which comprises:

selecting the device to be the logic unit;

constructing the logic unit to provide an output signal resulting from a logical combination of the data which would be output to the bus during normal operation and a test control signal; and

using the test control signal, by the test unit, to indicate that the test unit is currently testing the circuit component to be tested.

31. The method according to claim 29, which comprises:

selecting the device to be the selection circuit;

-40-

providing the circuit component to be tested with output drivers for outputting data to the bus;

forming the selection circuit by a multiplexer which selectively connects to the output drivers either the data which would be output to the bus during normal operation or the test control signal supplied by the test unit.

32. The method according to claim 29, which comprises:

providing the circuit component to be tested with output drivers for outputting data to the bus; and

providing each one of the output drivers with a device that is selected from the group consisting of a logic unit and a selection circuit.

33. The method according to claim 32, wherein each one of the output drivers receives an input signal that is an output signal of the respectively provided device.

34. The method according to claim 20, wherein:

the circuit component to be tested is provided with output drivers having output connections;

-41-

XILINX EXHIBIT 1002 Page 46

The local structure of the structure of

the operation performed by the circuit component to be tested, during the testing thereof, is outputting data to the bus that is other than the data which would be output to the bus during normal operation,; and

the outputted data are supplied to points situated between the output connections of the output drivers and the bus.

35. The method according to claim 34, which comprises providing a switching device for supplying the outputted data to the points situated between the output connections of the output drivers and the bus.

36. The method according to claim 35, which comprises controlling the switching device with a logic unit.

37. The method according to claim 36, wherein the logic unit provides an output signal resulting from a logical combination of an enable signal and a test control signal.

38. The method according to claim 36, wherein the switching device, when turned on, connects the points situated between the output connections of the output drivers and the bus to at least one point which has a predetermined potential.

-42-

Abstract of the Disclosure:

The electrical circuit includes a plurality of circuit components which are connected via a bus. At least one of the circuit components can be tested independently of the other circuit components. The circuit component which is to be tested and the method for testing the circuit component are distinguished in that steps are taken to ensure that, during testing, the circuit component which is tested, outputs no data to the bus, and/or instead of the data which would need to be output to the bus during normal operation, outputs other data to the bus.

MPW/kc

5

_10

The first from the star from

15

.

XILINX EXHIBIT 1002 Page 48

-43-

Docket No.: GR 00 P 1142

COMBINED DECLARATION AND POWER OF ATTORNEY IN ORIGINAL APPLICATION

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

ELECTRICAL CIRCUIT AND METHOD FOR TESTING A CIRCUIT COMPONENT OF THE ELECTRICAL CIRCUIT

described and claimed in the specification bearing that title, that I understand the content of the specification, that I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve month prior to this application, that I acknowledge my duty to disclose information of which I am aware which is material to the examination of this application under 37 C.F.R. 1.56a, and that no application for patent or inventor's certificate of this invention has been filed earlier than the following in any country foreign to the United States of this invention has been filed earlier than the following in any country foreign to the United States or assigns:

German Application No. 100 03 260.5 filed January 26, 2000 and German Application No. 100 16 127.8, filed March 31, 2000, the International Priority of which is claimed under 35 U.S.C. §119.

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

HERBERT L. LERNER (Reg.No.20,435) LAURENCE A. GREENBERG (Reg.No.29,308) WERNER H. STEMER (Reg.No.34,956) RALPH E. LOCHER (Reg.No. 41,947)

Address all correspondence and telephone calls to:

LERNER AND GREENBERG, P.A. POST OFFICE BOX 2480 HOLLYWOOD, FLORIDA 33022-2480 Tel: (954) 925-1100 Fax: (954) 925-1101

I hereby state that I have reviewed and understand the contents of the aboveidentified specification, including the claims, as amended by any amendment referred to above.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF FIRST JOINT INVENTOR:

AARON NYGREN

INVENTOR'S SIGNATURE: _____

DATE:

Residence: MÜNCHEN, GERMANY

USA Country of Citizenship:

WÖRTHSTRASSE 10, Post Office Address: D-81667 MÜNCHEN GERMANY

FULL NAME OF SECOND JOINT INVENTOR: ECKEHARD PLÄTTNER

INVENTOR'S SIGNATURE:

DATE: _____

Residence: MÜNCHEN, GERMANY

Country of Citizenship: GERMANY

Post Office Address: WILHELM-HÖGNER-STRASSE 120, D-81737 MÜNCHEN GERMANY

FULL NAME OF THIRD JOINT INVENTOR: ANDREAS TÄUBER

INVENTOR'S SIGNATURE:

DATE:

Residence: UNTERSCHLEISSHEIM, GERMANY

Country of Citizenship: GERMANY

Post Office Address:

GANGHOFERSTRASSE 17, D-85716 UNTERSCHLEISSHEIM GERMANY

ind:

	ed States Patent a	and Trademark Office	UNITED STATES DEPARTM United States Patent and T. Address: COMMISSIONER FOR P PO. Box 1450 Alexandria, Virginia 22313-143 www.uspto.gov	rademark Office ATENTS
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/771,391	01/26/2001	Aaron Nygren	GR 00 P 1142	6871
	590 08/28/2003 D GREENBERG, P.A.		EXAM	INER
Hollywood, FL			DILDINE JR,	R STEPHEN
			ART UNIT	PAPER NUMBER
			2133	6
			DATE MAILED: 08/28/2003	3

Please find below and/or attached an Office communication concerning this application or proceeding.

XILINX EXHIBIT 1002 Page 52

,ee

.

e		<u>[124</u>
	Application No.	Applicant(s)
	09/771,391	NYGREN ET AL
Notice of Allowability	Examiner	Art Unit
	R. Stephen Dildine	2133
The MAILING DATE of this communication claims being allowable, PROSECUTION ON THE ME swith (or previously mailed), a Notice of Allowance (P TICE OF ALLOWABILITY IS NOT A GRANT OF PA the Office or upon petition by the applicant. See 37 CF	RITS IS (OR REMAINS) CLOSED TOL-85) or other appropriate comr TENT RIGHTS. This application is	in this application. If not included nunication will be mailed in due course. THIS
The allowed claim(s) is/are <u>1-38</u> .		
The drawings filed on <u>26 February 2001</u> are acce	pted by the Examiner.	
Acknowledgment is made of a claim for foreign pr		or (f).
a) 🖾 All b) 🗌 Some* c) 🗌 None of the:		
1. 🛛 Certified copies of the priority docume		
2. 🔲 Certified copies of the priority docume		
International Bureau (PCT Rule 17		ed in this national stage application from the
* Certified copies not received:	1 - Harrison - 1404 - 14	a a provisional application)
Acknowledgment is made of a claim for domestic		
(a) The translation of the foreign language pro		
Acknowledgment is made of a claim for domestic	priority under 35 0.5.C. 99 120 an	
plicant has THREE MONTHS FROM THE "MAILING ow. Failure to timely comply will result in ABANDON	DATE" of this communication to fil MENT of this application. THIS TI	e a reply complying with the requirements no IREE-MONTH PERIOD IS NOT EXTENDAE
A SUBSTITUTE OATH OR DECLARATION mus	t be submitted. Note the attached I jives reason(s) why the oath or de	EXAMINER'S AMENDMENT or NOTICE OF claration is deficient.
 ☐ CORRECTED DRAWINGS must be submitted. (a) ☐ including changes required by the Notice of (b) ☐ to Dates No. 	Draftsperson's Patent Drawing Re	view (PTO-948) attached
 1) hereto or 2) to Paper No (b) including changes required by the proposed (c) including changes required by the attached 	drawing correction filed, w Examiner's Amendment / Commer	which has been approved by the Examiner. It or in the Office action of Paper No
(b) including changes required by the proposed	Examiner's Amendment / Commer	t or in the Office action of Paper No
 (b) including changes required by the proposed (c) including changes required by the attached Identifying indicia such as the application number (see each sheet. DEPOSIT OF and/or INFORMATION about 	Examiner's Amendment / Commer 37 CFR 1.84(c)) should be written o the deposit of BIOLOGICAL M/	at or in the Office action of Paper No n the drawings in the front (not the back) of ATERIAL must be submitted. Note the
 (b) including changes required by the proposed (c) including changes required by the attached Identifying indicia such as the application number (see each sheet. 	Examiner's Amendment / Commer 37 CFR 1.84(c)) should be written o the deposit of BIOLOGICAL M/	at or in the Office action of Paper No n the drawings in the front (not the back) of ATERIAL must be submitted. Note the
 (b) including changes required by the proposed (c) including changes required by the attached Identifying indicia such as the application number (see each sheet. DEPOSIT OF and/or INFORMATION about ached Examiner's comment regarding REQUIREMENT 	Examiner's Amendment / Commer 37 CFR 1.84(c)) should be written o the deposit of BIOLOGICAL M/ NT FOR THE DEPOSIT OF BIOLO 2 Notic O-948) 4 Inter uper No. <u>5</u> . 6 Exam	at or in the Office action of Paper No n the drawings in the front (not the back) of ATERIAL must be submitted. Note the DGICAL MATERIAL. We of Informal Patent Application (PTO-152) view Summary (PTO-413), Paper No niner's Amendment/Comment niner's Statement of Reasons for Allowance
 (b) including changes required by the proposed (c) including changes required by the attached Identifying indicia such as the application number (see each sheet. DEPOSIT OF and/or INFORMATION about ached Examiner's comment regarding REQUIREMENt tachment(s) Notice of References Cited (PTO-892) Notice of Draftperson's Patent Drawing Review (PT Information Disclosure Statements (PTO-1449), Pa Examiner's Comment Regarding Requirement for D 	Examiner's Amendment / Commer 37 CFR 1.84(c)) should be written o the deposit of BIOLOGICAL M/ NT FOR THE DEPOSIT OF BIOLO 2 Notic CO-948) 4 Inter Iper No. <u>5</u> . 6 Exam Deposit 8 X Exam	at or in the Office action of Paper No n the drawings in the front (not the back) of ATERIAL must be submitted. Note the DGICAL MATERIAL. We of Informal Patent Application (PTO-152) view Summary (PTO-413), Paper No niner's Amendment/Comment niner's Statement of Reasons for Allowance
 (b) including changes required by the proposed (c) including changes required by the attached Identifying indicia such as the application number (see each sheet. DEPOSIT OF and/or INFORMATION about ached Examiner's comment regarding REQUIREMENt Identifying indicia such as the application number (see each sheet. DEPOSIT OF and/or INFORMATION about ached Examiner's comment regarding REQUIREMENt Identifying indicia such as the application number (see each sheet. DEPOSIT OF and/or INFORMATION about ached Examiner's comment regarding REQUIREMENt Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the application number (see each sheet. Identifying indicia such as the	Examiner's Amendment / Commer 37 CFR 1.84(c)) should be written o the deposit of BIOLOGICAL M/ NT FOR THE DEPOSIT OF BIOLO 2 Notic CO-948) 4 Inter Iper No. <u>5</u> . 6 Exam Deposit 8 X Exam	at or in the Office action of Paper No n the drawings in the front (not the back) of ATERIAL must be submitted. Note the DGICAL MATERIAL. We of Informal Patent Application (PTO-152) view Summary (PTO-413), Paper No niner's Amendment/Comment niner's Statement of Reasons for Allowance r R. Stephen Dildine Primary Examiner

Application/Control Number: 09/771,391 Art Unit: 2133

Allowable Subject Matter

Claims 1-38 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: Portners et al. shows isolation of an analog circuit (macro) from a digital circuit in an IC being tested, but this reference doesn't show outputting either no data or data other than data which would be output to the bus during normal operation as claimed by applicant in claims 1 and 20. Jacobsen shows blocking test data from the output of a device under test, but this reference doesn't show outputting either no data or data other than data which would be output to the bus during normal operation as claimed by applicant in claims 1 and 20. Levy shows switchably coupling logic circuits to a bus during functionality testing of the logic circuits, but doesn't teach outputting either no data or data other than data which would be output to the bus during normal operation 0364925 shows forcing an input/output terminal to either 1 or 0 according to test mode signals, but this reference doesn't show plural circuits connected to a bus as claimed by applicant in claims 1 and 20, but instead is concerned with testing an isolated circuit 10.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to R. Stephen Dildine whose telephone number is 703-305-5524. The examiner can normally be reached on M, Tu, Th, F 5:55 am to 4:25 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on 703-305-9595. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

. Stophen Dildine

R. Stephen Dildine

R. Stephen Dildine Primary Examiner Art Unit 2133

	Notice of References Cited				Application/Control No.Applicant(s) Reexaminal NYGREN E09/771,391NYGREN EExaminerArt UnitR. Stephen Dildine2133		
				1			Page 1 of 1
		ang an ang ang ang ang ang ang ang ang a	·	U.S. PATENT DOC	UMENTS		
T		Document Number Country Code-Number-Kind Code	Date MM-YYYY		Name		Classification
-	A	US-2001/0049806	12-2001	PORTENERS et a	ıl.		714/724
	в	US-6,499,124	12-2002	Jacobson, Neil G.			714/727
	с	US-6,041,427	03-2000	Levy, Paul S.			714/724
ł	D	US-					
	E	US-					······································
ł	F	US-				•	
t	G	US-			· ·		
ļ	н	US-			· · · · · · · · · · · · · · · · · · ·		
	1	US-					
	J	US-					
	к	US-					·
	Ĺ	US-					
	м	US-					
				FOREIGN PATENT	DOCUMENTS		
		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Na	ime	Classification
	N	EP 364925 A1	04-1990	European Patent	OHFUJI, KAZUY	YOSHI	G01R 31/318
	0						
	Ρ						
	Q						
	R						
	s						
	т					·	
_		T		NON-PATENT DO			
			ude as applicab	le: Author, Title Date, I	Publisher, Edition or Volu	ume, Pertinent Pages)	l
	υ						
-	v						
-	w						
-	x			<u></u>			~
*A co	X Py of th	nis reference is not being furnished with	this Office action	. (See MPEP § 707.05(a).)		

ates in MM-YYYY format are publication dates. Classification ay

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

XIELNXÆ,KHNBIT 1002 Page 55

,er

5	Application No.	Applicant(s)
Notice of Allowability	09/771,391 Examiner	Art Unit
•		
	R. Stephen Dildine	2133
The MAILING DATE of this communication NI claims being allowable, PROSECUTION ON THE MER herewith (or previously mailed), a Notice of Allowance (PTC NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATE of the Office or upon petition by the applicant. See 37 CFF	ITS IS (OR REMAINS) CL OL-85) or other appropriate ENT RIGHTS. This applica	DSED in this application. If not included communication will be mailed in due course. T
. This communication is responsive to		
2. 🛛 The allowed claim(s) is/are <u>1-38</u> .		
$3. \boxed{2}$ The drawings filed on <u>26 February 2001</u> are accepted and the second		
 Acknowledgment is made of a claim for foreign prior a) All b) ☐ Some* c) ☐ None of the: 	rity under 35 U.S.C. § 119(a)-(d) or (f).
1. 🛛 Certified copies of the priority document	ls have been received.	
2. 🗌 Certified copies of the priority document	ts have been received in A	pplication No
 Copies of the certified copies of the prio International Bureau (PCT Rule 17.2 		received in this national stage application from
* Certified copies not received:		
5. 🗌 Acknowledgment is made of a claim for domestic pri	iority under 35 U.S.C. § 11	9(e) (to a provisional application).
(a) 🗌 The translation of the foreign language provis		
6. 🗌 Acknowledgment is made of a claim for domestic pri	iority under 35 U.S.C. §§ 1	20 and/or 121.
Applicant has THREE MONTHS FROM THE "MAILING DA below. Failure to timely comply will result in ABANDONME	TE" of this communication	to file a reply complying with the requirements IIS THREE-MONTH PERIOD IS NOT EXTEND
7. A SUBSTITUTE OATH OR DECLARATION must be NFORMAL PATENT APPLICATION (PTO-152) which give	e submitted. Note the attac es reason(s) why the oath	hed EXAMINER'S AMENDMENT or NOTICE C or declaration is deficient.
 B. CORRECTED DRAWINGS must be submitted. (a) including changes required by the Notice of Dra 1) hereto or 2) to Paper No (b) including changes required by the proposed dra (c) including changes required by the attached Exa 	awing correction filed	, which has been approved by the Examiner.
ldentifying indicia such as the application number (see 37 each sheet.	CFR 1.84(c)) should be wrif	ten on the drawings in the front (not the back) of
9. DEPOSIT OF and/or INFORMATION about the attached Examiner's comment regarding REQUIREMENT	edeposit of BIOLOGICA FOR THE DEPOSIT OF B	L MATERIAL must be submitted. Note the IOLOGICAL MATERIAL.
Attachment(s)		
1⊠ Notice of References Cited (PTO-892) 3⊡ Notice of Draftperson's Patent Drawing Review (PTO- 5⊠ Information Disclosure Statements (PTO-1449), Paper	948) 4⊡ r No. <u>5</u> . 6⊡ posit 8⊠	Notice of Informal Patent Application (PTO-152) Interview Summary (PTO-413), Paper No Examiner's Amendment/Comment Examiner's Statement of Reasons for Allowance Other
Examiner's Comment Regarding Requirement for Dep of Biological Material	· 9_	
7 Examiner's Comment Regarding Requirement for Dep		R. Stephen Dildine
7 Examiner's Comment Regarding Requirement for Dep	9 <u>–</u>	R. Stephen Dildine Primary Examiner Art Unit: 2133
Z Examiner's Comment Regarding Requirement for Dep		Primary Examiner

XILINX EXHIBIT 1002 Page 56

¢

Application/Control Number: 09/771,391 Art Unit: 2133

Allowable Subject Matter

Claims 1-38 are allowed.

The following is a statement of reasons for the indication of allowable subject matter: Portners et al. shows isolation of an analog circuit (macro) from a digital circuit in an IC being tested, but this reference doesn't show outputting either no data or data other than data which would be output to the bus during normal operation as claimed by applicant in claims 1 and 20. Jacobsen shows blocking test data from the output of a device under test, but this reference doesn't show outputting either no data or data which would be output to the bus during normal operation as clai

Any inquiry concerning this communication or earlier communications from the examiner should be directed to R. Stephen Dildine whose telephone number is 703-305-5524. The examiner can normally be reached on M, Tu, Th, F 5:55 am to 4:25 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on 703-305-9595. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

R. Stephen Dildine

R. Stephen Dildine Primary Examiner Art Unit 2133

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

NOTICE OF ALLOWANCE AND FEE(S) DUE

7590 10/06/2003 LERNER AND GREENBERG, P.A. Post Office Box 2480 Hollywood, FL 33022-2480

EXAMINER						
DILDINE JR, R STEPHEN						
ART UNIT PAPER NUMBER						

2133 DATE MAILED: 10/06/2003

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/771,391	01/26/2001	Aaron Nygren	GR 00 P 1142	6871

TITLE OF INVENTION: ELECTRICAL CIRCUIT AND METHOD FOR TESTING A CIRCUIT COMPONENT OF THE ELECTRICAL CIRCUIT

APPLN. TYPE	SMALL ENTITY	ISSUE FEE	PUBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1330	\$300	\$1630	01/06/2004

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. <u>PROSECUTION ON THE MERITS IS CLOSED</u>. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN <u>THREE MONTHS</u> FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. <u>THIS</u> <u>STATUTORY PERIOD</u> <u>CANNOT BE EXTENDED</u>. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE REFLECTS A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE APPLIED IN THIS APPLICATION. THE PTOL-85B (OR AN EQUIVALENT) MUST BE RETURNED WITHIN THIS PERIOD EVEN IF NO FEE IS DUE OR THE APPLICATION WILL BE REGARDED AS ABANDONED.

HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status: A. If the status is the same, pay the TOTAL FEE(S) DUE shown above.	If the SMALL ENTITY is shown as NO: A. Pay TOTAL FEE(S) DUE shown above, or
B. If the status is changed, pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above and notify the United States Patent and Trademark Office of the change in status, or	 B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check the box below and enclose the PUBLICATION FEE and 1/2 the ISSUE FEE shown above. Applicant claims SMALL ENTITY status. See 37 CFR 1.27.

II. PART B - FEE(S) TRANSMITTAL should be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). Even if the fee(s) have already been paid, Part B - Fee(s) Transmittal should be completed and returned. If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 4

PTOL-85 (Rev. 10/03) Approved for use through 04/30/2004.

PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail

Mail Stop ISSUE FEE Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 (703) 746-4000

					ginia 22313-1450	
INSTRUCTIONS, THE	t 11 he wood for tran	smitting the ISSU	or <u>Fax</u> E FEE and PUBLIC	(703) 746-4000	nired) Blocks I through 4 s	hould be completed where
appropriate. All further corre- indicated unless corrected be maintenance fee notifications	espondence including the I elow or directed otherwise	Patent, advance ord in Block 1, by (a)	lers and notification specifying a new c	of maintenance fees orrespondence address	uired). Blocks 1 through 4 s will be mailed to the current s; and/or (b) indicating a sepa	correspondence address as arate "FEE ADDRESS" for
CURRENT CORRESPONDENCE	ADDRESS (Note: Legibly mark-up	with any corrections or a	use Block 1)	papers. Each addition	f mailing can only be used for his certificate cannot be used is hal paper, such as an assignment te of mailing or transmission.	or domestic mailings of the for any other accompanying ent or formal drawing, must
TEDNED AND					-	
Post Office Box 248	REENBERG, P.A.			I hereby certify that t	ertificate of Mailing or Trans his Fee(s) Transmittal is bein	g deposited with the United
Hollywood, FL 330	22-2480			States Postal Service addressed to the Ma transmitted to the US	his Fee(s) Transmittal is bein with sufficient postage for fir il Stop ISSUE FEE address PTO, on the date indicated bel	st class mail in an envelope above, or being facsimile ow.
						(Depositor's name)
						(Signature)
					······································	(Date)
APPLICATION NO.	FILING DATE	F	IRST NAMED INVEN	TOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/771,391	01/26/2001		Aaron Nygren		GR 00 P 1142	6871
APPLN. TYPE	SMALL ENTITY	ISSUE FE	E PI	JBLICATION FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1330		\$300	\$1630	01/06/2004
	NED	107 101	T		 ר	
EXAMI		ART UNI		LASS-SUBCLASS	J	
DILDINE JR, I		2133		714-724000		
1. Change of correspondence CFR 1.363).	address or indication of "Fe	ee Address" (37		the patent front page 3 registered patent		
Change of corresponder	nce address (or Change of C 2) attached.	Correspondence	agents OR, altern	atively, (2) the name	of a single	
				member a registered mes of up to 2 regis		
PTO/SB/47; Rev 03-02 or Number is required.	n (or "Fee Address" Indicat r more recent) attached. Use	e of a Customer	attorneys or agen will be printed.	ts. If no name is liste	ed, no name 3	
3. ASSIGNEE NAME AND	RESIDENCE DATA TO B	E PRINTED ON T	HE PATENT (print	or type)		
PLEASE NOTE: Unless a been previously submitted (A) NAME OF ASSIGNE				e patent. Inclusion of a tion of this form is NC 'Y and STATE OR CC	assignee data is only appropri T a substitute for filing an ass DUNTRY)	ate when an assignment has ignment.
Please check the appropriate	assignee category or catego	ries (will not be pri	nted on the patent);	🗅 individual 🛛	corporation or other private g	roup entity 🛛 government
4a. The following fee(s) are e	enclosed:		Payment of Fee(s):			· · ·
C Issue Fee				iount of the fee(s) is er		
 Publication Fee Advance Order - # of C 	Conies			t card. Form PTO-203	s is attached. charge the required fee(s), or	credit any overnaument to
	-		Deposit Account Nu	mber	(enclose an extra c	opy of this form).
Director for Patents is request	ted to apply the Issue Fee a	nd Publication Fee	(if any) or to re-appl	y any previously paid	issue fee to the application ide	entified above.
(Authorized Signature)		(Date)				
NOTE; The Issue Fee and other than the applicant; a interest as shown by the rec	registered attorney or ag ords of the United States Pa	ent; or the assigne	e or other party in			
This collection of informat obtain or retain a benefit b application. Confidentiality estimated to take 12 minute completed application form case. Any comments on t suggestions for reducing th Patent and Trademark O 22313-1450. DO NOT SE SEND TO: Commissioner f	ion is required by 37 CFR by the public which is to f is governed by 35 U.S.C. I se to complete, including g to the USPTO. Time with the amount of time you t is burden, should be sent office, U.S. Department END FEES OR COMPLE	1.311. The inform ile (and by the US (22 and 37 CFR 1.1 athering, preparing, Il vary depending to require to complet to the Chief Inform of Commerce, A TED FORMS TO	action is required to PTO to process) an 4. This collection is, and submitting the upon the individual e this form and/or nation Officer, U.S. lexandria, Virginia THIS ADDRESS.			· · ·
Under the Paperwork Red collection of information un		•	ed to respond to a			
			MIT THIS FORM W	TTH FEE(S)		······
PTOL-85 (Rev. 10/03) Appre	oved for use through 04/30	/2004.	OMB 0651-0033	U.S. Patent and Tr	ademark Office; U.S. DEPAR	TMENT OF COMMERCE

-