R

National Semiconductor

400103

# National SCAN Databook

*IEEE 1149.1 Products Design For Test With Boundary Scan* 

> XILINX EXHIBIT 1008 Page 1



# **SCAN** DATABOOK

1996 Edition

Design for Test Solutions with Boundary Scan

**Description of Boundary Scan** 

**Device Description and Characteristics** 

Loading Specifications, Waveforms, Quality and Reliability

**Characterization Data** 

**Boundary Scan Design Support** 

**Application Notes** 

i

SCAN CMOS Test Access Logic Datasheets

SCAN ABT Test Access Logic Datasheets

System Test Support Datasheets Ordering Information and Physical Dimensions

#### TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

**ABiCTM** Abuseable™ AirShare™ Anadig™ APPSTM ARi1TM **ASPECT™** AT/LANTIC™ Auto-Chem Deflasher™ **ВСРТМ** BI-FET™ BI-FET II™ BI-LINE™ BIPLAN™ **BLCTM BLXTM** ВМАС™ Boomer® Brite-Lite™ **BSITM** BSI-2™ CDDTM CDL™ CGS™ СІМ™ **CIMBUS™ CLASIC™** COMBO® COMBO I™ COMBO IITM CompactRISC<sup>™</sup> CompactSPEECH™ COPS™ microcontrollers COP8™ **CRDTM CROSSVOLT™ CSNI™ CTI™ CYCLONE™** DA4TM **DENSPAKTM** DIBTM **DISCERNTM** DISTILL™ DNR® **DPVMTM** E<sup>2</sup>CMOS™

**ELSTAR™** Embedded System ProcessorTM EPTM. E-Z-LINK™ **FACT™** FACT Quiet Series™ **FAIRCAD™** Fairtech™ **FAST®** FastLock™ FASTr™ **GENIX™ GNXTM GTO™** HEX 3000™ HiSeC™ НРС™ HyBal™ 13í ® **ICM™** Integral (SE™ Intelisplay™ Inter-LERIC™ Inter-RIC™ **ISETM** ISE/06TM ISE/08™ ISE/16™ ISE32™ **ISOPLANAR™** ISOPLANAR-Z™ LERICTM LMCMOS™ M<sup>2</sup>CMOS™ Macrobus™ Macrocomponent<sup>™</sup> MACSITM MAPLTM MAXI-ROM® Microbus™ data bus MICRO-DAC™ μPot™ µtalker™ Microtalker™ **MICROWIRETM** 

MICROWIRE/PLUS™ **MOLE™** MPATM MST™ Naked-8™ National® National Semiconductor® National Semiconductor Corp.® NAX 800™ NeuFuz™ Nitride Plus™ Nitride Plus Oxide™ **NML™** NOBUS™ NS486™ NSC800™ NSCISE™ NSX-16™ NS-XC-16™ **NTERCOM™ NURAMTM OPAL™** Overture™ **OXISS™** P<sup>2</sup>CMOS™ Perfect Watch™ PLANTM **PLANARTM PLAYER™** PLAYER + ™ PLLatinum™ Plus-2™ Polycraft™ POPTM Power + Control™ POWERplanar™ **QS™** QUAD3000™ Quiet Series™ **QUIKLOOK™ BATTM RIC™ RICKIT™** RTX16™ **SCENIC™** 

SCXTM SERIES/800™ Series 32000® SIMPLE SWITCHER® **SNI™ SNIC™** SofChek™ **SONIC™** SpeechPro™ SPiKe™ **SPIRE™** Staggered Refresh™ **STĂR™** Starlink™ **STARPLEX™** ST-NIC™ SuperAT™ Super-Block™ SuperChip™ SuperScript™ Switchers Made Simple® SYS32™ TapePak® TDS™ TeleGate™ The National Anthem® TinyPak™ TLĆ™ Trapezoidal™ TRI-CODE™ TRI-POLY™ TRI-SAFE™ **TRI-STATE® TROPICTM** Tropic Pele'™ Tropic Reef™ **TURBOTRANSCEIVER™** TWISTER™ VIPTM VR32™ **WATCHDOG™** XMOS™ XPU<sup>TM</sup> Z STAR™ 883B/RETS™ 883S/RETS™

29K™ and AM29200™ are trademarks of Advanced Micro Devices, Inc. AMD® and MACH®465 are registered trademarks of Advanced Micro Devices, Inc. BTPG™ is a trademark of JTAG Technologies. IBM® and PC® are registered trademarks of International Business Machines Corp.

VICTORY™ is a trademark of Teradyne, Inc.

Windows® is a registered trademark of Microsoft Corporation.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 1-800-272-9959 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.

ii



## **Table of Contents**

National Semiconductor's SCAN Data Book offers Design for Test Solutions to improve R&D development cycle time, reduce test development and manufacturing cost and improve a customer's end system uptime. Designers, test engineers and engineering management using concurrent engineering practices will see life-cycle cost of ownership go down for systems designed with boundary scan.

The SCAN Family of IEEE 1149.1 (JTAG) compliant devices simplify integration of design and test.

## **SCAN Data Book**

## **Product Index and Selection Guide**

The Product Index is a numerical list of all device types contained in this book. The Selection Guide groups the products by function and by family.

## Section 1 Design for Test Solutions with Boundary

Scan ...... 1-1

Describes DFT and boundary scan and why it affects the lifecycle cost of ownership of complex systems. Describes failure modes identified with boundary scan in board and system level implementations as well as embedded, on-board test.

### Section 2 Description of Boundary Scan ......2-1

Describes boundary scan architecture: Test Access Port, TAP controller, and TDI, TDO, TMS, TCK signals; registers and state diagram; mode of operation.

### Section 3 Device Description and Characteristics .....

CMOS and BiCMOS characteristics of SCAN ABT and SCAN CMOS 18-bit Test Access Logic are described, including design architecture and performance attributes.

### Section 4 Loading Specifications, Waveforms, Quality and Reliability ......4-1

Section 5 Characterization Data ......5-1 Graphs depicting the propagation performance of the SCAN CMOS buffers and transceivers.

Section 6 Boundary Scan Design Support ......6-1 How to obtain BSDL models and other simulation models. Sources of information.

### Section 7 Application Notes ......7-1

#### 

Datasheets for 18-bit CMOS devices feature low power consumption, -48 mA/64 mA drivers used for surrounding clusters of non-1149.1 compliant devices in order to make a board fully 1149.1 compliant.

#### 

Datasheets for 18-bit BiCMOS devices. They are used along the card edge going into a backplane to provide live insertion/removal capability. Their  $25\Omega$  series resistors on the output eliminate an external damping resistor and reduce ringing (noise).

## 

These are true "system support" products. These devices extend boundary scan features from the single board environment to several boards.

The Embedded Boundary Scan Controller, SCANPSC100F, allows creation of an on-board embedded test environment. It provides the interface from a target system's microprocessor and memory to the IEEE 1149.1 Test Access Port. The Hierarchical and Multidrop Addressable JTAG Port, SCANPSC110F Bridge, provides access to multiple boards within a system for simultaneous testing of like boards as well as system partitioning to better isolate test faults. SCAN EASE in a suite of software tools that enables test vectors to be embedded within an 1149.1 system; compiles and compresses vectors; controls and applies tests; reports failures; and includes a graphical user interface.

#### Section 11 Ordering information and Physical Dimensions.....11-1

Functional description of the ordering codes, package outlines,  $\theta_{JA}$  information and Dry Pack handling procedures.

National Semiconductor

# **Product Status Definitions**

## **Definition of Terms**

Data Sheet Identification	Product Status	Definition	
Advance Information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary First Production		This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.	
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.	
Obsolete Not In Production		This data sheet contains specifications on a product that has been discontinued by National Semiconductor Corporation. The data sheet is printed for reference information only.	

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

# Alpha-Numeric Index

ADC0851 8-Bit Analog Data Acquisition and Monitoring System	
ADC0858 8-Bit Analog Data Acquisition and Monitoring System	
AN-881 Design Considerations for Fault Tolerant Backplanes	
AN-889 Design of a Parallel Bus-to-Scan Test Port Converter	
AN-891 Non-Contact Test Access for Surface Mount Technology	
AN-1003 G.Host JTAG Interface for Graphics Host Reference Design	
AN-1022 Boundary Scan Silicon and Software Enable System Level Embedded Test	7-8
AN-1023 Structural System Test via IEEE Std. 1149.1 with SCANPSC110F Hierarchical &	
Multidrop Addressable JTAG Port	7-3
AN-1037 Embedded IEEE 1149.1 Test Application Example	7-13
SCAN EASE SCAN Embedded Application Software Enabler	10-54
SCAN18245T Non-Inverting Transceiver with TRI-STATE Outputs	8-3
SCAN18373T Transparent Latch with TRI-STATE Outputs	
SCAN18374T D Flip-Flop with TRI-STATE Outputs	8-29
SCAN18540T Inverting Line Driver with TRI-STATE Outputs	
SCAN18541T Non-Inverting Line Driver with TRI-STATE Outputs	
SCAN182245A Non-Inverting Transceiver with 25Ω Series Resistor Outputs	
SCAN182373A Transparent Latch with $25\Omega$ Series Resistor Outputs	
SCAN182374A D Flip-Flop with $25\Omega$ Series Resistor Outputs	
SCAN182541A Non-Inverting Line Driver with $25\Omega$ Series Resistor Outputs	
SCANPSC100F Embedded Boundary Scan Controller (IEEE 1149.1 Support)	10-3
SCANPSC110F SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port	
(IEEE 1149.1 System Test Support)	10-26
· · · · ·	

National Semiconductor

# **SCAN Products Selection Guide**

Function	Device	Bit- Width	Features		
TRANSCEIVERS					
Non-Inverting	SCAN18245T	18-bit	<ul> <li>Dual Output Enable Control Signals</li> <li>IEEE 1149.1 (JTAG) Compliant</li> <li>Includes CLAMP and HIGHZ Instructions</li> <li>9-Bit Data Busses for Parity Applications</li> <li>TRI-STATE® Outputs for Bus-Oriented Applications</li> <li>Reduced-Swing Outputs source 32 mA/sink 64 mA (Comm), and source 24 mA/sink 48 mA (Military)</li> <li>Guaranteed to Drive 50Ω Transmission Line to TTL Input Levels of 0.8V and 2.0V</li> <li>TTL Compatible Inputs</li> <li>25 mil Pitch SSOP (Shrink Small Outline Package)</li> </ul>		
Non-Inverting	SCAN182245A	18-bit	<ul> <li>High performance BiCMOS technology (t<sub>PD</sub> &lt; 4 ns, typ)</li> <li>25Ω series resistors in outputs eliminate the need for external terminating resistors</li> <li>Dual output enable control signals</li> <li>TRI-STATE outputs for bus-oriented applications</li> <li>25 mil pitch SSOP (Shrink Small Outline Package)</li> <li>IEEE 1149.1 (JTAG) Compliant</li> <li>Includes CLAMP, IDCODE and HIGHZ instructions</li> </ul>		
FLIP-FLOPS	<u> </u>				
D	SCAN18374T	18-bit	<ul> <li>Buffered Positive Edge-Triggered Clock</li> <li>IEEE 1149.1 (JTAG) Compliant</li> <li>Includes CLAMP and HIGHZ Instructions</li> <li>9-Bit Data Busses for Parity Applications</li> <li>TRI-STATE Outputs for Bus-Oriented Applications</li> <li>Reduced-Swing Outputs source 32 mA/sink 64 mA (Comm), and source 24 mA/sink 48 mA (Military)</li> <li>Guaranteed to Drive 50Ω Transmission Line to TTL Input Levels of 0.8V and 2.0V</li> <li>TTL Compatible Inputs</li> <li>25 mil Pitch SSOP (Shrink Small Outline Package)</li> </ul>		
D .	SCAN182374A	18-bit	<ul> <li>High performance BiCMOS technology (T<sub>PD</sub> &lt; 4 ns, typical)</li> <li>25Ω series resistor outputs eliminate need for external terminating resistors</li> <li>Buffered positive edge-triggered clock</li> <li>TRI-STATE outputs for bus-oriented applications</li> <li>25 mil pitch SSOP (Shrink Small Outline Package)</li> <li>IEEE 1149.1 (JTAG) Compliant</li> <li>Includes CLAMP, IDCODE and HIGHZ instructions</li> </ul>		

	Device	Bit- Width	Features
LATCHES	· · ·	•	
Transparent	SCAN18373T	18-bit	<ul> <li>Buffered Active-Low Latch Enable</li> <li>IEEE 1149.1 (JTAG) Compliant</li> <li>Includes CLAMP and HIGHZ Instructions</li> <li>9-Bit Data Busses for Parity Applications</li> <li>TRI-STATE Outputs for Bus-Oriented Applications</li> <li>Reduced-Swing Outputs source 32 mA/sink 64 mA (Comm), and source 24 mA/sink 48 mA (Military)</li> <li>Guaranteed to Drive 50Ω Transmission Line to TTL Input Levels of 0.8V and 2.0V</li> <li>TTL Compatible Inputs</li> <li>25 mil Pitch SSOP (Shrink Small Outline Package)</li> </ul>
Transparent	SCAN182373A	18-bit	<ul> <li>High performance BiCMOS technology (T<sub>PD</sub> &lt; 4 ns, typical)</li> <li>25Ω series resistor outputs eliminate need for external terminating resistors</li> <li>Buffered active-low latch enable</li> <li>TRI-STATE outputs for bus-oriented applications</li> <li>25 mil pitch SSOP (Shrink Small Outline Package)</li> <li>IEEE 1149.1 (JTAG) Compliant</li> <li>Includes CLAMP, IDCODE and HIGHZ instructions</li> </ul>
LINE DRIVERS			
Inverting	SCAN18540T	18-bit	(Same Features of the SCAN18541T)
Non-Inverting	SCAN18541T	18-bit	<ul> <li>Dual output enable signals per byte</li> <li>IEEE 1149.1 (JTAG) Compliant</li> <li>Includes CLAMP and HIGHZ Instructions</li> <li>9-Bit Data Busses for Parity Applications</li> <li>TRI-STATE Outputs for Bus-Oriented Applications</li> <li>Reduced-Swing Outputs source 32 mA/sink 64 mA (Comm), and source 24 mA/sink 48 mA (Military)</li> <li>Guaranteed to Drive 50Ω Transmission Line to TTL Input Levels of 0.8V and 2.0V</li> <li>TTL Compatible Inputs</li> <li>25 mil Pitch SSOP (Shrink Small Outline Package)</li> </ul>
Non-Inverting	SCAN182541A	18-bit	<ul> <li>High performance BiCMOS technology (T<sub>PD</sub> &lt; 4 ns, typical)</li> <li>25Ω series resistor outputs eliminate need for external terminating resistors</li> <li>Dual output enable signals per byte</li> <li>TRI-STATE outputs for bus-oriented applications</li> <li>25 mil pitch SSOP (Shrink Small Outline Package)</li> <li>IEEE 1149.1 (JTAG) Compliant</li> <li>Isotation of the USUS and USUS instructions</li> </ul>

**SCAN Products Selection Guide** 

Eurotion	Device	Fasturas				
Function	Device	reatures				
SYSTEM SUP	SYSTEM SUPPORT					
Embedded Boundary Scan	SCANPSC100F	<ul> <li>Compatible with the IEEE Std. 1149.1 (JTAG) Test Access Port and Boundary Scan Architecture</li> <li>Interfaces up to Two 1149.1 Scan Rings</li> <li>Enterfaces up to Two 1149.1 Scan Rings</li> </ul>				
Controller		<ul> <li>Fabricated in FACT M 1.5µ CMOS Process</li> <li>Generic Parallel Interface Synchronizes Processor Signals with the SCANPSC100F Operation Clock, SCK</li> <li>40 Pit do in 10 pit the Comparison (200) with a Table Data in (TDI) Data</li> </ul>				
		<ul> <li>16-Bit Serial Signature Compaction (SSC) at the 1est Data in (1D) Port</li> <li>Automatically produces Pseudo-Random Patterns at the Test Data Out (TDO) Port</li> <li>25 MHz Operation</li> <li>TTL Compactible Inputs Outputs are Full Surias CMOS with 24 mA Source (Sink Compatible)</li> </ul>				
		• TTE Companiore inputs, Outputs are Puil-Swing CiviOS with 24 mA Source/Sink Capability				
Hierarchical and Multidrop Addressable JTAG Port	SCANPSC110F	<ul> <li>True IEEE1149.1 Hierarchical and Multidrop Addressable Capability</li> <li>The 6 Slot Inputs Support Up to 59 Unique Addresses, a Broadcast Address, and 4 Multi-cast Group Addresses</li> <li>3 IEEE 1149.1-Compatible Configurable Local Scan Ports</li> <li>Mode Register Allows Local TAPs to be Bypassed, Selected for Insertion into the Scan Chain Individually, or Serially in Groups of Two or Three</li> <li>32-bit TCK Counter</li> <li>16-bit LFSR Signature Compactor</li> <li>Local TAPs Can Be TRI-STATE Via the OE Input to Allow an Alternate Test Master to Take Control of the Local TAPs</li> </ul>				
SCAN	SCAN EASE	<ul> <li>Processor independent—runs on big/little endian and memory- and I/O-mapped architectures</li> </ul>				
Embedded		<ul> <li>Compatible with Teradyne VICTORYTM ATPG and JTAG Technology BTPGTM tools (others supported upon request)</li> </ul>				
Application		<ul> <li>Provides automated translation, application and evaluation of ATPG-generated tests in an embedded system environment</li> </ul>				
Software		<ul> <li>Includes a Scan Function Library and National's Embedded Boundary Scan Controller SCANPSC100F device driver to support custom or non-ATPG generated vector applications</li> </ul>				
Enabler		<ul> <li>Supports embedded test data log for diagnostic processing</li> <li>Includes Microsoft Windows GUI and serial communication tool for system administration and remote testing</li> <li>Supports SCANPSC110F Hierarchical and Multidrop JTAG Addressable Port architecture</li> </ul>				

XILINX EXHIBIT 1008 Page 11

R

# Section 1 Design for Test Solutions with Boundary Scan



## **Section 1 Contents**

What is DFT?	1-3
Board Development	1-3
Board Manufacturing	1-4
Field Service	1-4
The Economics of Design for Test	1-5
Where the Failures Are	1-5
Boundary Scan Fundamentals	1-7
System Test	1-9
System-Level Embedded Test	1-10
The Impact of PC and Communications Technology	1-11

**N** 

National Semiconductor

## Design for Test Solutions with Boundary Scan

## What is DFT?

Design for Test, or DFT, is being used by many companies to lower the overall cost of development, manufacturing, test and field service. Some companies call it "Concurrent Engineering" and it replaces the "Over-the-wall" method of product development. In each stage of the product life-cycle, a consideration for testing is made in the earliest stages of design.

National employs boundary scan technology to enable not just chip testing, but also board testing, system testing, and in-field service testing.

What is the standard? For most purposes the following terms are used interchangeably:

IEEE 1149.1 1149.1 JTAG Dot 1 Boundary Scan SCAN

IEEE 1149.1 is a set of standards for *board* test protocol. Newer standards are being developed by different IEEE working groups for *system* test and *analog* test protocol. IEEE 1149.1 is a 4-wire standard which allows compliant silicon to perform interconnect testing. It supports BIST (Built In Self-Test), and provides an alternative or supplement to Bed of Nails testing and functional testing. Adding boundary scan to a board does add cost and time to the design cycle due to the increased cost of boundary scan compliant components and initial time investment required to understand the boundary scan architecture and tools. However, these costs are easily justified when viewing the benefits and cost savings boundary scan provides at every stage of a product's life cycle. What was originally developed as a manufacturing test tool offers benefits before, during and after manufacturing.

## **Board Development**

A designer uses boundary scan to save time during the prototyping and design debug stage. With boundary scan, non design-related, structural faults can be detected and then eliminated at both the board level and component level. This allows designers to effectively locate and resolve design related problems. Additionally, designers use boundary scan to partition a board, load seed values for devices with BIST and/or load internal values into device registers (e.g. internal scan, LSSD, etc.) to isolate logic errors. With boundary scan, many of the vectors developed and used during the design phase can be passed on to manufacturing to provide an additional cost and time savings.



## **Board Manufacturing**

The key benefits at the manufacturing phase are test development time savings; improved fault coverage and diagnosis; and improved test throughput through reduced test times. As with the design phase, boundary scan provides the additional advantage of applying many of the vectors used for manufacturing to be later applied during field debug and diagnosis.

## Field Service

Field failures are often due to structural failures which surface due to the stress-temperature, humidity, vibrationthat the boards are exposed to in the field environment. Using boundary scan, field technicians have the ability to quickly test for structural faults down to the component level without the burden of probing or returning the board to the factory. Eliminating these tasks allows for more efficient diagnosis and repair which reduces cost and system downtime.

The advantage of boundary scan become even more apparent when boundary scan is extended from the board level to the system level test.



#### 80386 Conventional ICT Patterns

Study Part	1 Weeks
Develop Test Patterns	4 Weeks
Verify on ATE	2 Weeks
Total Time	7 Weeks
	(\$14.000)

Often, the objection to the use of boundary scan include:

- 1. Performance (speed) decreases due to the extra delay added by the boundary scan multiplexer in the data path.
- 2. Cost increases due to additional silicon and TAP pins on the device package-as well as design time.
- 3. Delay to market due to additional circuit design time.

However, the manufacturing benefits as well as product development cycle time improvements easily outweigh the initial added efforts.

Using boundary scan on their 80486 design, Intel realized two orders of magnitude improvement in time to develop circuit test-patterns with significant cost reduction, too. See Figure 2.

Boundary scan provides cost savings over the life cycle of a system in the testing of boards, systems, and in field maintenance.



#### 80486 with VICTORY/1149.1 ICT Patterns

udy Part	1 Weeks	Generate/Verify BSDL	8 Hours	
velop Test Patterns	4 Weeks	Generate Test Patterns		
rify on ATE	2 Weeks	Verify Patterns	2 Hours	
tal Time	7 Weeks (\$14,000)	Total Time	10 Hours (\$500)	
				TL/F/11587-6

FIGURE 2. Intel Reduced Test Development Time and Test Cycle Time

## The Economics of Design for Test

Many of the perceived costs of a DFT strategy fall upon the design organization, while many of the benefits reward the manufacturing and test organizations. This adversarial position can be eliminated by meeting the needs of all organizations involved in DFT.

#### EFFECT OF DFT BY DEPARTMENT

Design	Die Area Design Cycle Time Performance Impact EDA Tools	Increased Cost Lowered Cost Increased Cost Increased Cost
Test	Fault Simulation Simplified Debug & Diagnostics Fewer Design Changes Lower ATE Cost	Lowered Cost Lowered Cost Lowered Cost Lowered Cost

#### IMPACT OF DFT VARIABLES BY DEPARTMENT

Profit Factor	Department	Impact
Units Sold	Design	New product feature, faster design cycle time
	Marketing	Lower selling price through cost reduction
	Sales	Lower selling price
Selling Price	Design Marketing Sales	New product features of higher quality
Variable Cost	Marketing Sales	Higher cost of silicon, lower overall
	Manufacturing Design	manufacturing costs
Fixed Cost	Manufacturing	Lower cost ATE, more productive ATE (higher throughput), improved fault coverage
	Field Service	Less field spare inventory, faster debug and diagnosis
Total Profit	Management	Overall investment strategy, capital utilization, ROA, cost calculation methods

Boundary scan also provides cost savings which can be measured directly in production and can reduce the time to market. This method fits within a concurrent engineering environment in various ways:

- · Reduces test time and costs
- · Reduces test preparation time and costs
- Increases the time available for test programs for production
- · Allows simpler, less costly testers
- Shortens diagnostic times
- · Provides a commonality of tester interface
- Allows the continued test of high density/poor-access boards

## Where the Failures Are

PCB test failures can result from either structural faults (opens, stuck-ats, bridging, missing/wrong components, etc.), analog failures (faulty or incorrect passive components) or performance faults (timing problems or board/ component design errors). However, structural faults account for the overwhelming majority of board failures during manufacturing test. In fact, data from Teradyne, a leader in the test industry, suggests that greater than 80% of the board level test manufacturing failures are structural in nature. See *Figure 3*.

#### Where the Failures Are (Continued)

A number of methods have been implemented to provide a means of detecting structural failures. These methods range from use of functional board testers (FBT) to in-circuit testers (ICT) and combinational (ICT and FBT) testers. Boundary scan was created to provide an improved technique for screening structural faults through reduced test programming time and improved fault coverage.

It should be noted that boundary scan is not a technique for detecting at-speed, dynamic performance faults. Performance fault testing requires the use of an at-speed functional board tester. With very thorough debug and simulation during board development and pre-assembly test of board components, the need for performance fault testing during manufacturing is up to the discretion of the board manufacturer and its customers. Even if at-speed functional testing is required, the use of structural testing prior to functional testing will help eliminate manufacturing defects and ease the diagnosis of performance or functional failures.

For the cases where access is possible, the access occurs at a price. Even if it is possible to add test pads, pads consume board area—contrary to the goal of saving board area—and can present performance degradation. Additionally, the cost increases substantially for test point fixtures, the fine tip probes or clam shell probes for double sided boards. See *Figure 4*.

For the case of MCMs (multi-chip modules) and inaccessible board nodes (nodes under a mezzanine card, blocked by a component or other hardware, etc.), access is not possible and the only option other than boundary scan is cluster testing: using bed of nails to apply stimulus on MCM or board cluster inputs and measure values at outputs of the MCM or board cluster. This creates the same burdens as when using a FBT, where creating test vectors requires knowledge of the entire MCM or board cluster functionality which increases test development, diagnostics and test time.

The existence of inaccessible nodes in manufacturing are passed on to the field service engineer attempting to use manual probing as a vital step in debugging a board failure. This leads to increased field service time and costs and, longer system down time for your customer.



FIGURE 3. The Majority of Printed Circuit Board (PCB) Manufacturing Failures Are a Result of Structural Faults



TL/F/11587-8

FIGURE 4. Device Packaging Density Makes Physical Access Expensive, Unreliable, or Impossible

## **Boundary Scan Fundamentals**

The IEEE 1149.1 standard defines a 4 pin TAP (Test Access Port) which allows electrical access around the "boundary" of compliant devices. The TAP pins are:

- TDI Test Data In
- TDO Test Data Out
- TMS Test Mode Select
- TCK Test Clock

It also defines a 16 state TAP Controller and several registers used to control the test data.

Boundary scan registers are placed at all I/O pins, and they are interconnected to form a serial chain around the core functionality of the device.

With the addition of the boundary scan registers at the I/O of a component, interconnect testing with boundary scan devices can be performed with no dependence on device functionality. IEEE 1149.1 compliant automatic test program generation (ATPG) tools are available from a number of vendors to automatically generate interconnect tests using a board netlist and BSDL files for each 1149.1 compliant device on the board as inputs. BSDL files provide a description of the specific implementation of boundary scan features within each compliant component.



In like fashion as the chip, the boundary scan chain is extended to the board in a serial scan chain. Boards in systems can also be linked in a scan chain.

When placed on a printed circuit board, each 1149.1 component is connected together to form a chain of boundary scan devices. In *Figure 6*, note the scan chain connections:

- TDI/TDO: The tester's serial test data out pin is connected to the first device's TDI. The test data is passed from the first device to the second device via the TDO pin which connects to the second device's TDI pin. This chain formation continues until the last device's TDO pin is connected back to the tester. Therefore, shifting data into a device's instruction or data registers requires that the data passes through every JTAG device which is connected ahead of the device in the scan chain. Additionally, as the data is shifted into the device, the data previously stored in the selected instruction or data register is shifted out of the chain. The tester software either reads and evaluates the returning data or masks it out. The Bypass register is included to shorten the chain when shifting data through devices which are not participating in a given scan operation.
- TCK/TMS: All devices in the chain are connected in parallel to the TCK and TMS signals. This means that all the devices' TAP controllers are in the exact same state and transition simultaneously. The instruction register allows each device to include different data registers in the scan chain and perform different scan operations.



Implementing boundary scan on every component on the board provides the maximum benefit in terms of reduced tester cost, test development times and concurrent engineering. However, boundary scan can also complement an ICT in testing structural faults. See Figure 7. This was fully recognized by ICT tester companies when they developed their ICT systems and most ICT's now have a connector dedicated for boundary scan testing. Additionally, these tester companies included the option of mixing boundary scan and ICT in their ATPG tools by using ICT component libraries for non-scan products and BSDL for scan products. For example, vectors can be automatically generated to drive signals with boundary scan and compare results using physical test probes. Many companies have already invested millions of dollars in ICTs and may want to use boundary scan only where required for inaccessible nodes, non-library parts, etc. or as a means of cutting ICT fixture costs.

For smaller companies or companies in the process of purchasing new ICT equipment, implementing boundary scan may provide a way to reduce the required ICT features like number of channels providing a tremendous reduction in the tester cost where cost ranges from \$200K up to \$1M. Figure 7 shows two examples of ICT and boundary scan working together. The lower of the two graphics shows cluster testing. Cluster testing is the testing of a group of devices by applying data to the inputs of the group or cluster and evaluating the results on the output of the group or cluster. Cluster testing can vary from testing the interconnects between the components in the cluster to testing the internal nodes of each component within the cluster.

## **System Test**

National supports the needs of the system design architect by:

- Acknowledging the need for live insertion on the backplane
- Fully complying to IEEE 1149.1 (board test)
- · Addressing the 1149.5 standard (system test)

While boundary scan diagnostics are particularly useful for telecommunications and workstations, their benefits also extend to board manufacturers that want to reduce the time-to-market of their products.

For small companies, we provide the option to expensive \$1 million test equipment. With help from our software and hardware partners (such as Corelis and JTAG Technologies), National can support total system test solutions with PC-based boundary scan devices, software, and hardware solutions.



#### HOW IT WORKS

For system test and diagnostics, start with the Embedded Boundary Scan Controller, SCANPSC100F and your choice of microprocessor and memory to create an embedded test master, freeing up external test equipment.

Add the Hierarchical and Multidrop Addressable JTAG Port, SCANPSC110F Bridge to each board in the multidrop or hierarchical backplane to address any number of boards, selectively or in groups, for board test as well as backplane interconnect failures. If a board is off-line or removed, the scan chains remain unbroken. But what if a board is removed while powered up? Then add SCAN ABT Test Access Logic along the back-plane card edge to provide fault-tolerant power-up and power-down live insertion. Now backplane interconnect checks can be performed and boards inserted/removed through controlled power-up/power-down sequences. The  $25\Omega$  series resistors on SCAN ABT outputs also eliminates the need for an external damping resistor.



· SCAN EASE Compatible with 1149.1 hardware and existing test board vectors

- SCANPSC100F creates embedded test master
- SCANPSC110F enables individual board addressing, multiple and hierarchical boards for testing "like" boards simultaneously
- SCAN ABT live insertion

#### **FIGURE 8. Creating Embedded System Test**

## System-Level Embedded Test

Developing hardware and software to implement embedded test capability can be significant in terms of both time and expense. To reduce our customers' in-house software development efforts, National offers SCAN EASE to apply, control, and evaluate tests within an 1149.1-compliant embedded system. For more examples refer to AN-1022, Boundary-Scan, An Enabling Technology for System Level Embedded Test.

#### SCAN EASE TOOLS

SCAN EASE (Embedded Applications Software Enabler) is a suite of software tools that enables ATPG (Automatic Test Program Generation) or custom-generated test vectors to be embedded within an IEEE 1149.1 compatible system. See *Figure 9*. SCAN EASE includes three groups of tools:

- EmbedPrep
- EmbedTest
- EmbedComm

#### **TEST DEVELOPMENT PROCESS**

The test development process for embedded system test begins with generating tests using an off-the-shelf ATPG tool. See *Figure 10*. Separate tests are created for each board type in the system during manufacturing test development. These tests can be re-used for embedded test. National's SCAN EASE includes tools to compile test vectors

stored in Serial Vector Format (SVF) or Pattern Format (PAT) into Embedded Vector Format (EVF) for use with EmbedTest. EVF is a compact binary vector format suitable for embedded applications. Several of the board-level EVF files can be concatenated to create a system-level test. Partitioning tests enables EmbedTest to isolate and report pass/fail information to the partition level (board, module, etc.) without running diagnostic software. EVF test files can be located in ROM for power-up self test or down loaded to RAM.

TL/F/11587-16

EmbedTest provides a set of functions that enable communication between the embedded system and a serial interface to a system administrator or remote computer. Embed-Test commands—such as configuration, reporting test results, downloading new tests, and uploading data logs—are performed over this interface.

Note that SCAN EASE is also included in our SCAN Developer/Demo Kit. This kit demonstrates system board check, interconnect testing, and backplane testing (see *Figure 8*). Included are:

- Embedded Boundary Scan Controller—SCANPSC100F works with customer's choice of microprocessor
- Multidrop and Hierarchical Addressable JTAG Port SCANPSC100F SCAN Bridge for system test—addresses any number of boards in the backplane
- SCAN ABT Test Access Logic—provides live insertion capability for boards along the backplane



FIGURE 9. SCAN EASE Enables ATPG Test Vectors to be Embedded



TL/F/11587-15

Design for Test Solutions with Boundary Scan

FIGURE 10. SCAN EASE Reuses Existing Test Vectors, Compiles them for your Target Microprocessors and Compresses them for Storage in Memory

## The Impact of PC and Communications Technology

The market is ripe for the valuable services provided by PCbased and in-system testing. Having a system perform its own self-test upon power-up frees up design engineers to add more features to an end system, as opposed to spending money on testing a system. With advances in PCs, the capability of remote testing now exists. It is possible to dial up a modem service, connect to a remote system in the field and perform maintenance, improving the end-system uptime. Once the target site is on-line, the system performs self-testing and reports back failures.

There are many factors associated with improving end-system uptime including systems that require high reliability, systems that perform services for large groups of people or customers that need to stay on-line all the time. Initially SCAN EASE will diagnose the problem for the purpose of repair. Since vectors are stored in ROM, it will be easy to download system upgrades and new system configurations in the near future. Recent applications have arisen to extend the use of IEEE 1149.1 boundary scan all the way to system integration and field service. This new arena boasts additional leverage for the re-use of test vectors, improved time to break-even for products and increased value to end-users.

What products will result from this technology? A tester on a chip will go into simple machines that give people trouble like printers, copiers, facsimile machines, and give them the intelligence to do power-on self-test, diagnosis and repair. The machine will be able to call the home office through advanced communications capabilities, communicate with the home office, literally saying, "This is what is wrong with me." Remote verification of the diagnosis as well as repair can then take place.

On an even wider scale, telecommunications equipment buried in remote locations will be accessible. Board will be tested, brought off-line, and others brought on-line to replace them—electronically and remotely.

XILINX EXHIBIT 1008 Page 23



# Section 2 Description of Boundary Scan



## **Section 2 Contents**

Boundary-Scan Circuitry	2-3
Boundary-Scan Registers	2-4
Boundary Scan Overview	2-5



National Semiconductor

## **Description of Boundary-Scan**

## **Boundary-Scan Circuitry**

The scan cells used in the Boundary-Scan register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data. (See IEEE Standard 1149.1 *Figure 10–11* for a further description of scan cell TYPE1 and *Figure 10–12* for a further ther description of scan cell TYPE2.)

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals see *Figure 1*. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.



## **Boundary-Scan Registers**

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low. Logic 0



TL/F/12132-1 **FIGURE 2. Bypass Register Scan Chain Definition** 

#### **TABLE Ia. Scan ABT Product IDCODE** (32-Bit Code per IEEE 1149.1)

Device	Version	Entity	Part Number	Manufacturer ID	Required by 1149.1
SCAN182245A	0000	111111	0000000000	00000001111	1
SCAN182373A	0000	111111	0000001000	00000001111	1
SCAN182374A	0000	111111	0000000111	00000001111	1
SCAN182541A	0000	111111	0000001001	00000001111	1
MSB					LSB

#### MSB

#### TABLE Ib. SCAN CMOS Device Identification (8-Bit Code Described in Device BSDL)

Device	8-Bit Code	
SCAN18245T	00111101	
SCAN18373T	00101101	
SCAN18374T	00011101	
SCAN18540T	01001101	
SCAN18541T	10111101	

Scan ABT devices include the 32-bit 1149.1-compliant IDCODE as shown in Table Ia. Scan CMOS devices do not include the IDCODE, however they do have an 8-bit device identification code which is described in its device BSDL model and shown in Table lb.

Tables IIa, IIb and IV show which instructions are included for SCAN ABT and SCAN CMOS.

The INSTRUCTION register Figure 3 is an 8-bit register which, for SCAN ABT, captures the default value of 10000001 (SAMPLE/PRELOAD, Table IIa) during the CAPTURE-IR instruction command. The benefit of capturing SAMPLE/PRELOAD as the default instruction during CAPTURE-IR is that the user is not required to shift in the 8-bit instruction for SAMPLE/PRELOAD. The sequence of: CAPTURE-IR → EXIT1-IR → UPDATE-IR will update the SAMPLE/PRELOAD instruction.

In the case of SCAN CMOS, the 8-bit INSTRUCTION register captures the device's 8-bit identification code in Table lb. For more information refer to the section on instruction definitions.

#### **TABLE IIa. SCAN ABT Instruction Registers**

Instruction Code	Instruction
00000000	EXTEST
1000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
01000001	SAMPLE-IN
01000010	SAMPLE-OUT
00100010	EXTEST-OUT
10101010	IDCODE
1111111	BYPASS
All Others	BYPASS

#### **TABLE IIb. SCAN CMOS Instruction Register**

Instruction Code	Instruction
00000000	EXTEST
1000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
All Others	BYPASS



XILINX EXHIBIT 1008 Page 27

## **Boundary Scan Overview**

This document is a supplement to the National Semiconductor SCAN Test Access Logic products datasheets. It provides an overview of the IEEE 1149.1 (boundary scan) circuit features included on the National's SCAN devices. The IEEE 1149.1 Std. document should be consulted for more detailed information about the IEEE 1149.1 standard requirements.

The IEEE 1149.1 boundary scan standard circuitry is comprised of 3 functional blocks—a test access port (TAP), a TAP controller and a set of registers.

#### I. TEST ACCESS PORT (TAP)

The Test Access Port (TAP) consists of four pins dedicated solely to the operation of the test logic. The four pins include TMS (Test Mode Select), TDI (Test Data In), TDO (Test Data Out), and TCK (Test Clock). These products contain a power-up reset function in lieu of adding the TRST pin. The motivation of this option is to save package size and hence customer board space, thus making the decision to implement 1149.1 less costly to the system designer.

TCK: This input provides the test clock for the test logic defined by the IEEE 1149.1 Standard. In accordance with the standard requirements, all test logic will retain its state indefinitely upon stopping TCK at a logic low, or 0. Additionally, the same retention may occur upon stopping TCK at a logic high, or 1, which is a permission granted by the standard. The motivation for TCK to be a dedicated test input is 1) to insure that it can be used independently of system clocks running at different frequencies, 2) that it permits shifting of test data without altering any system logic state when undertaking on-line system monitoring tasks, and 3) that it can be used to test all board interconnect even when that interconnect transfers clock signals from one device to another.

TMS: This input is the command signal to control system operation modes. Its value is accepted into the test logic upon the rising edge of TCK. This input has a pull-up resistor to implement a logic high for an undriven input. The requirement that an unforced TMS input produce a logic high is to ensure that the normal operation of the design can continue without interference from the test logic by guaranteeing that an undriven TMS input can put the TAP Controller into the Test Logic Reset state.

TDI: This signal provides the serial data input of test instructions and data to the test logic. Its value is accepted into the test logic upon the rising edge of TCK. This input has a pullup resistor to implement a logic high for an undriven input. Test data will arrive at TDO without inversion after the appropriate number of clock cycles as determined by the length of the register currently connected between TDI and TDO. The requirement that an unforced TDI input produce a logic high is to assist in the determination of manufacturing defects in the test scan chain interconnect. A consistent where a break in the scan chain interconnect occurred.

**TDO:** This signal provides the serial data output of test instructions and data from the test logic. Changes in the logic state and drive activity for this output occur upon the falling edge of TCK. This is to avoid a race condition when TDO is connected to TDI of the next chip in the scan chain which is sampled on the rising edge. This output shall remain inactive except when the scanning of data is in progress. This is to permit the ability to multiplex scan chains on the board without causing signal contention between multiple TDO outputs connected together to form parallel scan chains.

#### **II. TAP CONTROLLER**

The TAP controller is a 16 state finite state machine which controls the insertion of the data and instruction registers (described later in this document) between TDI and TDO pins, and controls the flow of data through these registers.

Changes in the state of the TAP Controller (see *Figure 4*) are solely a response to the value of TMS upon the rising edge of TCK, or upon power-up (or the application of a logic low to the optional TRST input which is not included in the products referring to this document). In any given state actions of the test logic taken in that state occur on the falling or rising edge of TCK following the rising edge of TCK which caused the TAP Controller to enter the state initially.

Note: It may happen that actions to occur in one state happen on the same rising edge of TCK that cause the TAP Controller to enter the next state.

Test Logic Reset: In this state, the boundary scan test logic is disabled to allow the device to function normally. All boundary scan registers are reset to their default states. This state is entered by at most, five TCK cycles while holding TMS high or asynchronously by pulling TRST low (if TRST pin is included). The IEEE 1149.1 standard requires that an internal pull-up be included on the TMS pin to assure the TAP will return and remain in test logic reset if TMS is floating.

Run Test/Idle: This state provides a dual purpose depending on the active instruction. It is included to allow for optional or user defined tests, including BIST, to be performed. For the required IEEE 1149.1 instructions, all test data registers retain their current state (i.e., remain idle).

**SELECT-DR Scan:** This is a temporary state in which all test data registers retain their previous values.

**Capture-DR:** In this controller state data may be parallel loaded into the data register selected by the current instruction; otherwise, it retains its previous values.

SHIFT-DR: In this state the test data register selected between TDI and TDO by the current instruction will shift one stage at each rising edge of TCK. TDO is active during this state. Test data registers not selected by the current instruction maintain their previous values.

**Exit1-DR:** This is a temporary state in which all test data registers retain their previous values.

PAUSE-DR: This is a temporary state in which all data registers retain their previous values. This state is intended to temporarily halt the shifting of test data into the data register selected while retaining the ability to keep TCK running; TCK may be a free-running clock. This state is often used to load additional test vectors from external memory.

**Exit2-DR:** This is a temporary state in which all test data registers retain their previous values.

**UPDATE-DR:** The parallel output register of the selected test data register may be updated on the falling edge of TCK in this state, provided the test data register has such a parallel output register. The intent of the parallel output register is to provide the ability to apply the contents of the test data registers to the test logic simultaneously rather than applying it as it is being shifted in. All test data registers not selected by the current instruction retain their previous values.



http://www.national.com

SELECT-IR Scan: This is a temporary state in which the INSTRUCTION register retains its previous value.

**Capture-IR:** In this controller state, a fixed value must be parallel loaded into the INSTRUCTION register. The only restriction on what that data may be is that its least significant bit must be a logic high, or 1, and its second least significant bit must be a logic low, or 0. These opposite state bits can be used to check the correct operation of the scan chain on the board by forcing a bit toggle when the instructions are shifted.

SHIFT-IR: In this state the INSTRUCTION register selected between TDI and TDO will shift one stage at each rising edge of TCK. TDO is active during this state.

**Exit1-IR:** This is a temporary state in which the INSTRUC-TION register retains its previous value.

**PAUSE-IR:** This is a temporary state in which the INSTRUC-TION register retains its previous value. This state is intended to temporarily halt the shifting of test data into the IN-STRUCTION register while retaining the ability to keep TCK running. This state is often used to load additional test vectors from external memory.

**Exit2-IR:** This is a temporary state in which the INSTRUC-TION register retains its previous value.

**UPDATE-IR:** The parallel output register of the INSTRUC-TION register will be updated on the falling edge of TCK in this state. The intent of the parallel output register is to provide the ability to apply the contents of the INSTRUCTION register to the test logic simultaneously rather than applying it as it is being shifted in.

#### TDO OUTPUT ACTIVITY

Control of the TDO output buffer follows Table III.

Controller	Register Selected between	TDO
State	TDI and TDO	DIIVEI
Test Logic Reset	BYPASS	Inactive
Run Test/Idle	BYPASS	Inactive
SELECT-DR Scan	**	Inactive
SELECT-IR Scan	INSTRUCTION	Inactive
Capture-IR	INSTRUCTION	Inactive
SHIFT-IR	INSTRUCTION	ACTIVE
Exit1-IR	INSTRUCTION	Inactive
PAUSE-IR	INSTRUCTION	Inactive
Exit2-IR	INSTRUCTION	Inactive
UPDATE-IR	INSTRUCTION	Inactive
Capture-DR	**	Inactive
SHIFT-DR	TEST DATA	ACTIVE
Exit1-DR	**	Inactive
PAUSE-DR	**	Inactive
Exit2-DR	**	Inactive
UPDATE-DR	**	Inactive

TABLE III. TDO Output Buffer Control

Note: \*\* = Data register selected depends on currently active instruction.

#### FEATURES OF THE TAP CONTROLLER

The TAP Controller will not be initialized by the operation of any system pin such as a system reset. The TAP Controller will be initialized into the Test Logic Reset state upon power-up. This requirement is intended to avoid bus signal contention upon system power-up by disabling the test logic which allows the system logic to operate normally and hence be controlled to avoid any contention. (The TAP Controller will return to the Test Logic Reset state after, at most, five clock cycles of TCK with TMS high; but the time required to enact that operation may not be sufficient to avoid contention.)

Note that the TAP Controller has been defined such that six of the sixteen states have the ability to maintain their state provided that TMS remains at the same value it had when entering the state. Those states include Test Logic Reset to hold off the test logic during normal system operation, Run Test/Idle to undertake multi-cycle self tests, SHIFT-DR and SHIFT-IR to maintain the data shifting process for an extended period, and PAUSE-DR and PAUSE-IR to halt the shifting process while some other activity is performed such as retrieving test data from additional memory. This feature is available in any/all states where multiple clock cycles may be required to achieve the desired outcome or where activity is to be halted but still provide the ability to make TCK a free-running clock.

#### **III. BOUNDARY SCAN REGISTERS**

#### INSTRUCTION REGISTER

The INSTRUCTION register permits specific commands to be shifted into the design to select a particular test data register and/or a specific test function. Additionally, the capture sequence of the INSTRUCTION register permits design specific data to be examined.

The INSTRUCTION register must be at least two bits long, the specific INSTRUCTION register included into the devices which reference this document is eight bits long, and the two least significant bits must capture the value "01". The significance of the two bit minimum length is two fold. First it permits the ability to supply unique codes for at least each of the three mandatory instructions required by the standard. Secondly, the bit value "01" in the least significant locations can be used to check the connectivity of the scan chain by forcing a bit toggle at each instruction during a scan of the INSTRUCTION registers. This technique not only assists in determining the correct connectivity of the scan chain about the board, but also assists in pin-pointing the location of any break in the scan chain.

All of National's SCAN Test Access Logic devices utilize an 8-bit instruction register. For the SCAN CMOS Test Access Logic devices, the 6 most significant bits which are loaded into the instruction register during the CAPTURE-IR state are used to provide a "pseudo ID code". The different codes captured into the INSTRUCTION register is a means of distinguishing the products in order to supply a method of evaluating the correct board placement of the products when an interrogation is performed through the scan chain only.

The captured "pseudo ID code" value is provided in each of the SCAN CMOS Test Access logic datasheets.

The SCAN ABT Test Access Logic devices include the IEEE 1149.1 optional ID CODE register and each device captures the same fixed value. This fixed value is the opcode for the SAMPLE/PRELOAD instruction, 1000001.

The order of scan through the INSTRUCTION register must be least-to-most; that is, the least significant bit is closest to TDO for a loaded instruction. During the SHIFT-IR state the instruction shifts one bit between TDI and TDO upon each rising edge of TCK and appears without inversion at TDO following the appropriate number of TCK cycles depending on the fixed length of the INSTRUCTION register. A latched parallel output register accompanies each bit of the IN-STRUCTION register such that the instruction can be updated or applied to the test logic simultaneously, rather than during the shift sequence. This latched parallel output changes upon the falling edge of TCK in the Update-IR state as well as upon the falling edge of TCK during the Test Logic Reset state. (It changes asynchronously upon the low assertion of the TRST input or upon power-up.)

Each instruction will identify a particular test data register to be connected between TDI and TDO when in the Shift-DR state along with defining any particular test actions to occur to that test data register and/or any others.

#### INSTRUCTION DEFINITIONS

The required instructions (see Table IV) include the BYPASS, EXTEST, and SAMPLE/PRELOAD instructions with optional instructions of HIGH-Z and CLAMP; and, for SCAN ABT only, the IDCODE. The additional instructions SAMPLE-IN, SAMPLE-OUT and EXTEST-OUT have also been incorporated into the SCAN ABT devices. The optional INTEST instruction was not incorporated because it adds a delay penalty to the system logic from gating that logic in order to provide controllability as well as observability. In the following descriptions each instruction will identify the test data register to be connected between TDI and TDO during the SHIFT-DR state, any restrictions on the binary codes used to implement the instruction, and what test data registers are used in undertaking the actions of the instruction.

1. EXTEST. This instruction allows circuitry external to the component package, typically the board interconnect, to be tested. Boundary-Scan register cells at the output pins are used to apply test stimuli, while those at the input pins capture test results. When this instruction is selected, the states of all signals on the system input pins will be loaded into the Boundary-Scan register upon the rising edge of TCK in the Capture-DR state and the contents of the Boundary-Scan register will solely define the state of the system outputs upon the falling edge of TCK in the UP-DATE-DR state. This instruction is mandatory under the guidelines of IEEE Standard 1149.1. The 000. . .0 instruction binary code must invoke the EXTEST instruction. During this instruction the Boundary-Scan register is connected between TDI and TDO in the SHIFT-DR state. Additional binary codes for this instruction are permitted.

2. SAMPLE/PRELOAD. This instruction allows a "snapshot" of the normal operation of the component to be taken and examined. It also allows data values to be loaded onto the latched parallel outputs of the Boundary-Scan SHIFT register prior to selection of another Boundary-Scan test instruction. During this instruction the Boundary-Scan register is connected between TDI and TDO in the SHIFT-DR state. When this instruction is selected, the states of all signals on the system pins will be loaded into the Boundary-Scan register upon the rising edge of TCK in the CAPTURE-DR state and the contents of the Boundary-Scan register will be loaded into the parallel output register included with the Boundary-Scan register bits upon the falling edge of TCK in the UPDATE-DR state.

Note that by interfacing these two actions through the Exit1-DR state, the current state of the system pins can be captured into the Boundary-Scan register and stored into its parallel output registers for later application back onto those same pins. When the SAMPLE/PRELOAD instruction is selected, the test logic shall have no impact upon the system logic in performing its system function. This instruction is mandatory under the guidelines of IEEE Standard 1149.1, but the binary code may be device specific.

3. BYPASS. This instruction allows rapid movement of test data to and from other components on a board that are required to perform test operations by selecting the BYPASS register, a single-bit shift-register stage, between TDI and TDO in the SHIFT-DR state to provide a minimum-length serial scan path. This instruction is mandatory under the guidelines of IEEE Standard 1149.1. The 111...1 instruction binary code must invoke the BYPASS instruction. This specific opcode, along with the requirement that an undriven TDI input produce a logic high value, is intended to load the BYPASS instruction during an instruction-scan cycle if the scan chain is broken. In such a case all instructions following the break in the scan chain will be loaded with the BYPASS instruction and hence have no impact upon the system's normal functional operation. Additional binary codes for this instruction are permitted. When the BYPASS instruction is selected, the test logic shall have no impact upon the system logic in performing its system function. When the optional IDCODE register is not included, this instruction is loaded into the INSTRUCTION register in the Test Logic Reset state

IEEE 1149.1	IEEE 1149.1 SCAN ABT		
Required	BYPASS	BYPASS	
Required	EXTEST	EXTEST	
Required	SAMPLE/PRELOAD	SAMPLE/PRELOAD	
Optional	HIGH-Z	HIGH-Z	
Optional	CLAMP	CLAMP	
Optional	IDCODE		
Optional	SAMPLE-IN	SAMPLE-IN	
Optional	SAMPLE-OUT	SAMPLE-OUT	
Optional	EXTEST-OUT		

#### TABLE IV. Required and Optional Instructions Included

- 4. CLAMP. This instruction allows fixed guarding values to be placed on signals that control the operation of logic not involved in the test, but does not require that the Boundary-Scan register be part of the serial scan path as in the EXTEST instruction. The contents of the Boundary-Scan register will solely define the state of the system outputs upon the falling edge of TCK in the UPDATE-IR state for this instruction. The BYPASS register is connected between TDI and TDO in the SHIFT-DR state. This instruction is optional under the guidelines of IEEE Standard 1149.1 and therefore the binary code/s may be device specific.
- 5. HIGH-Z. This instruction allows all of a components system outputs to be placed in an inactive drive state to permit its outputs to be safely backdriven during testing of other integrated circuits on the printed circuit board. All outputs of the device will become inactive even if during their normal system function they are two-state outputs. The BYPASS register is connected between TDI and TDO in the SHIFT-DR state. This instruction is optional under the guidelines of IEEE Standard 1149.1 and therefore the binary code/s may be device specific.
- 6. IDCODE. (SCAN ABT and PSC110F only.) This instruction allows a blind interrogation of an identification code that is unique to this device type. During this instruction the IDCODE Register is connected between TDI and TDO in the SHIFT-DR state.
- SAMPLE-IN. (SCAN ABT only.) This instruction is analogous to SAMPLE/PRELOAD but shortens the SCAN chain to include only the input and control pin cells (see Input Boundary-Scan register definition diagram in each datasheet). During this instruction only the Input Boundary-Scan register is connected between TDI and TDO in the SHIFT-DR state.
- SAMPLE-OUT. (SCAN ABT only.) This instruction is analogous to SAMPLE/PRELOAD but shortens the SCAN chain to include only the output and internal TRI-STATE control cells (see Output Boundary-Scan register definition diagram in each datasheet). During this instruction only the Output Boundary-Scan register is connected between TDI and TDO in the SHIFT-DR state.
- EXTEST-OUT. (SCAN ABT only.) This instruction is analogous to EXTEST but shortens the SCAN chain to include only the output and internal TRI-STATE control cells (see Output Boundary-Scan register definition diagram in each datasheet). During this instruction only the Output Boundary-Scan register is connected between TDI and TDO in the SHIFT-DR state.

Each of the previously defined instructions fully indicates which data registers may operate or interact with the system logic while the instruction is current. Test data registers that are not selected by the current instruction must be controlled such that they do not interfere with the system logic or the operation of the test data registers currently selected. While a given instruction may lead to operation of more than one test data register, only one test data register may be connected between TDI and TDO during the SHIFT-DR state for the given instruction.

#### **BOUNDARY-SCAN REGISTER**

The Boundary-Scan register permits testing of printed circuit board interconnects such as opens and shorts while also providing access to the components inputs and outputs when testing or monitoring its system logic. This register, as with all test data registers included in a 1149.1-compliant device, must be of fixed length. Data applied at the TDI input must appear without inversion at TDO during the SHIFT-DR state following the appropriate number of TCK cycles determined by the specific fixed length. This test data register will shift one stage toward TDO at each rising edge of TCK in the SHIFT-DR state when selected by the current instruction. Data will be parallel loaded into the Boundary-Scan register upon a rising edge of TCK in the Capture-DR state and the parallel register stages of the Boundary-Scan register will be latched upon the falling edge of TCK in the UPDATE-DR state provided that it is selected by the current instruction; otherwise, no change to its contents shall occur.

The shift register stages used in the make-up of the Boundary-Scan register may or may not be required to incorporate a parallel output register as well as its shift register stage. This requirement depends on the function of the system logic pin with which it is associated as well as the operational requirements of that pin during certain instructions defined for the device. The Input and Output Boundary-Scan cells demonstrate the parallel register stage, or lack thereof. The first cell can be used on system input pins where only observability of its logic state is necessary while the second scan cell can be used at system outputs where observability and controllability are required. Note that in the input scan cell there is no multiplexer directly in the data path while one does exist in the output scan cell. It is the logic gating of the data path that results in the performance penalty of the data path when controlling test logic is added. It is for this reason that the optional INTEST instruction was not included as one of the available features on the products which specifically reference this document. It was deemed unnecessary to pay the performance cost in exchange for the limited functional extension of controlling inputs as well.

If INTEST capability is desired, the system logic of the products referencing this document can be considered an extension of the EXTEST capability. All 1149.1-compliant devices require that the input and output data path scan cells be placed at logically equivalent locations to the system pin. As a result of that action the input/output buffers and voltage level translators are already tested as an extension of interconnect tests. If these interconnect tests are combined with the triggering of a 374 flip-flop clock input, as an example, the internal logic of the device can be evaluated as an extension of the EXTEST capability. Because the National SCAN products currently offered have easily manipulated system logic, the 1149.1 user can logically extend the internal system logic to the EXTEST function. This feature is available during the EXTEST instructions for these products because the state of the outputs is captured along with the state of the inputs during the rising edge of TCK in the CAPTURE-DR state. Note that this is contrary to a recommendation of capturing fixed values on the outputs during EXTEST, but it provides for a feature that would otherwise not exist.

While these cells are sufficient to observe the logic state of the signal in which they are placed, they have a limitation in observing the activity of such a signal as in the specific case of a three-stated output. To determine the activity as well as the logic state of such an output, two such scan cells are required. One in the data signal path and another in the output enable signal path. By observing at both locations the drive activity and/or logic value can be inferred. In thecase of a single output enable signal controlling more than one output data path, the output enable signal may be observable and controllable at a single location rather than at each specific output without loss of functional intent provided that the specific location retain control over all the data outputs in unison. This provision is included to reduce the hardware overhead as in the case of a device where such output enable signals are organized byte-wide.

The order of the required scan cells in the Boundary-Scan register is undefined by the 1149.1 Standard and hence can be device specific even if the system function of that device be identical to another 1149.1-compliant device. In other words, even if two identical system function devices are 1149.1-compliant there is no guarantee that such devices will be identical in the structure of the Boundary-Scan register.

A description of the Boundary Scan Register for each device is included in its datasheet.

#### Input Boundary-Scan Register (SCAN ABT only)

The Input Boundary-Scan register operates in a manner analogous to the full length Boundary-Scan register.

#### Output Boundary-Scan register (SCAN ABT only)

The Output Boundary-Scan register operates in a manner analogous to the full length Boundary-Scan register.

Please refer to the device datasheet for a description of its input and output Boundary-Scan Registers.

#### **BYPASS REGISTER**

The BYPASS register is also a test data register and therefore must comply with the definitions surrounding test data register operation; but its advantage is in its size, not necessarily in its function. The BYPASS register consists of a single shift register stage in order to shorten the board-level serial scan chain by bypassing some devices while accessing others. This feature is intended to reduce the software overhead in applying and retrieving serial test data by permitting a shortcut between TDI and TDO of any given integrated circuit in order to expedite access to others.

The BYPASS register must capture a logic low value upon the rising edge of TCK in the SHIFT-DR state provided that it is selected by the current instruction. This feature is designed to accompany those devices which incorporate the 32-bit device identification register. (The BYPASS register is a test data register whose least significant bit is a fixed logic high.) Upon an initial scan of the data registers connected across the board, all devices will either connect the BY-PASS register or the optional device IDENTIFICATION register in its test data register scan path between TDI and TDO while in the SHIFT-DR state. (This condition is a result of power-up or a logic low assertion to TRST to initialize each 1149.1 device on board.) By shifting the data registers the retrieval of each logic zero indicates a BYPASS register connection until the first logic high is read. The logic high will be the framing bit of a device IDENTIFICATION register which would then indicate that the following thirty-one bits are identifiers to the specific device at that location of the scan chain. The requirement that the BYPASS register capture a logic low value is intended to form the background for the device IDENTIFICATION register framing bit. Additionally, the logic low value is opposite the value to be produced in the case of an undriven TDI input pin.

#### **Device Identification Register**

The device identification register is a 32-bit, read only register compliant with IEEE Std. 1149.1. When the IDCODE instruction is active, the identification register is loaded with a fixed, unique value upon leaving the Capture-DR state. The ID code register contains information pertaining to the device manufacturer, part number and revision. It is used to ensure the correct device is properly placed in the correct location within a boundary scan chain.

An identification (ID) register is included within the National SCAN ABT Test Access Logic devices. The specific ID register value is provided in the associated device datasheets.

# National Semiconductor

## Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

For datasheets on new products and devices still in production but not found in a databook, please contact the National Semiconductor Customer Support Center at 1-800-272-9959.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 16-300 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090

## ADVANCED BICMOS LOGIC (ABT, BICMOS SCAN, LOW VOLTAGE BICMOS, EXTENDED TTL TECHNOLOGY) DATABOOK—1996

ABT Description and Family Characteristics • ABT Ratings, Specifications and Waveforms ABT Applications and Design Considerations • Quality and Reliability SCAN18xxxA BiCMOS 5V Logic with Boundary Scan • 74LVT Low Voltage BiCMOS Logic VME Extended TTL Technology for Backplanes • Advanced BiCMOS Clock Generation and Support

## ADVANCED BIPOLAR LOGIC FAST®, FASTr™, ALS, AS DATABOOK-1995

Introduction to Advanced Bipolar Logic Families • FAST/FASTr/ALS/AS • Family Characteristics Ratings, Specifications and Waveforms • Design Considerations • Datasheets • Ordering and Packaging Information

## APPLICATION SPECIFIC ANALOG PRODUCTS DATABOOK-1995

Audio Circuits • Video Circuits • Automotive • Special Functions • Surface Mount

## ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS—1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

## CLOCK GENERATION AND SUPPORT (CGS) DESIGN DATABOOK-1995

Low Skew Clock Buffers/Drivers • Video Clock Generators • Low Skew PLL Clock Generators Crystal Clock Oscillators

## СОР8™ ДАТАВООК—1994

COP8 Family • COP8 Applications • MICROWIRE/PLUS Peripherals • COP8 Development Support

# CROSSVOLT<sup>™</sup> LOW VOLTAGE LOGIC SERIES DATABOOK AND DESIGN GUIDE—1996

LCX Family • LVX Translator Family • LVX Bus Switch Family • LVX Family • LVQ Family • LVT Family ALCX Family • GTL Family

## DATA ACQUISITION DATABOOK-1995

Data Acquisition Systems • Analog-to-Digital Converters • Digital-to-Analog Converters • Voltage References Temperature Sensors • Active Filters • Analog Switches/Multiplexers • Surface Mount

## DATA ACQUISITION DATABOOK SUPPLEMENT-1992

New devices released since the printing of the 1989 Data Acquisition Linear Devices Databook.

## DISCRETE SEMICONDUCTOR PRODUCTS DATABOOK-1989

Selection Guide and Cross Reference Guides • Diodes • Bipolar NPN Transistors Bipolar PNP Transistors • JFET Transistors • Surface Mount Products • Pro-Electron Series Consumer Series • Power Components • Transistor Datasheets • Process Characteristics

## **DRAM MANAGEMENT HANDBOOK—1993**

Dynamic Memory Control • CPU Specific System Solutions • Error Detection and Correction Microprocessor Applications

## EMBEDDED CONTROLLERS DATABOOK-1992

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Microcontroller Development Tools

## **ETHERNET DATABOOK—1996**

Integrated Network Interface Controller Products • 10 Mb/s Physical Layer Transceivers and ENDECs 10 Mb/s Repeater Interface Controller Products • 100 Mb/s Fast Ethernet Protocol Products Glossary and Acronyms

## FDDI DATABOOK—1994

Datasheets • Application Notes

## F100K ECL LOGIC DATABOOK & DESIGN GUIDE-1992

Family Overview • 300 Series (Low-Power) Datasheets • 100 Series Datasheets • 11C Datasheets Design Guide • Circuit Basics • Logic Design • Transmission Line Concepts • System Considerations Power Distribution and Thermal Considerations • Testing Techniques • 300 Series Package Qualification Quality Assurance and Reliability • Application Notes

## FACT™ ADVANCED CMOS LOGIC DATABOOK—1993

Description and Family Characteristics • Ratings, Specifications and Waveforms Design Considerations • 54AC/74ACXXX • 54ACT/74ACTXXX • Quiet Series: 54ACQ/74ACQXXX Quiet Series: 54ACTQ/74ACTQXXX • 54FCT/74FCTXXX • FCTA: 54FCTXXXA/74FCTXXXA/B

## FAST® APPLICATIONS HANDBOOK-1990

#### **Reprint of 1987 Fairchild FAST Applications Handbook**

Contains application information on the FAST family: Introduction • Multiplexers • Decoders • Encoders Operators • FIFOs • Counters • TTL Small Scale Integration • Line Driving and System Design FAST Characteristics and Testing • Packaging Characteristics

## HIGH-PERFORMANCE BUS INTERFACE DATABOOK—1994

QuickRing • Futurebus + /BTL Devices • BTL Transceiver Application Notes • Futurebus + Application Notes High Performance TTL Bus Drivers • PI-Bus • Futurebus + /BTL Reference

## **IBM DATA COMMUNICATIONS HANDBOOK—1992**

IBM Data Communications • Application Notes

## **INTERFACE DATABOOK—1996**

LVDS Circuits, Bus Circuits, Data Transmission Circuits, System Design Guide

## LINEAR APPLICATIONS HANDBOOK-1994

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

## LOW VOLTAGE DATABOOK-1992

This databook contains information on National's expanding portfolio of Iow and extended voltage products. Product datasheets included for: Low Voltage Logic (LVQ), Linear, EPROM, EEPROM, SRAM, Interface, ASIC, Embedded Controllers, Real Time Clocks, and Clock Generation and Support (CGS).

## MASS STORAGE HANDBOOK-1989

Rigid Disk Pulse Detectors • Rigid Disk Data Separators/Synchronizers and ENDECs Rigid Disk Data Controller • SCSI Bus Interface Circuits • Floppy Disk Controllers • Disk Drive Interface Circuits Rigid Disk Preamplifiers and Servo Control Circuits • Rigid Disk Microcontroller Circuits • Disk Interface Design Guide

## **MEMORY DATABOOK**—1994

FLASH • CMOS EPROMs • CMOS EEPROMs • PROMs • Application Notes

## **MEMORY APPLICATIONS HANDBOOK—1994**

FLASH • EEPROMs • EPROMs • Application Notes

## **OPERATIONAL AMPLIFIERS DATABOOK**—1995

Operational Amplifiers • Buffers • Voltage Comparators • Active Matrix/LCD Display Drivers Special Functions • Surface Mount

## PACKAGING DATABOOK—1993

Introduction to Packaging • Hermetic Packages • Plastic Packages • Advanced Packaging Technology Package Reliability Considerations • Packing Considerations • Surface Mount Considerations

## POWER IC's DATABOOK-1995

Linear Voltage Regulators • Low Dropout Voltage Regulators • Switching Voltage Regulators Motion Control • Surface Mount

## **PRODUCTS FOR WIRELESS COMMUNICATIONS—1996**

Radio Transceiver Components • Baseband Processing Components • Control and Signal Processing Components Non-Volatile Memory • Audio Interface Components • Support Circuitry • Power Management Complete Cordless Phone Solution

## PROGRAMMABLE LOGIC DEVICE DATABOOK AND DESIGN GUIDE—1993

Product Line Overview • Datasheets • Design Guide: Designing with PLDs • PLD Design Methodology PLD Design Development Tools • Fabrication of Programmable Logic • Application Examples

## **REAL TIME CLOCK HANDBOOK—1993**

3-Volt Low Voltage Real Time Clocks • Real Time Clocks and Timer Clock Peripherals • Application Notes

## **RELIABILITY HANDBOOK—1987**

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510 The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

## SCAN DATABOOK-1996

Design for Test Solutions • Description of Boundary SCAN • SCAN ABT Test Access Logic • SCAN CMOS Test Access Logic System Test Devices and Software • Application Notes

## **TELECOMMUNICATIONS**—1994

COMBO and SLIC Devices • ISDN • Digital Loop Devices • Analog Telephone Components • Software • Application Notes

## VHC ADVANCED CMOS LOGIC DATABOOK-1996

This databook introduces National's Very High Speed CMOS (VHC) and Very High Speed TTL Compatible CMOS (VHCT) designs. The databook includes Description and Family Characteristics • Ratings, Specifications and Waveforms Design Considerations • VHC Family Datasheets • VHC Specialty Function Datasheets and related Application Notes. The topics discussed are the advantages of VHC/VHCT AC Performance, Low Noise Characteristics and Improved Interface Capabilities.

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS

#### ALABAMA

Huntsville Anthem Electronics (205) 890-0302 Future Electronics Corp. (205) 830-2322 Hamilton/Hallmark (205) 837-8700 Pioneer Technology (205) 837-9300 Time Electronics (205) 721-1134 ARIZONA Phoenix Future Electronics Corp. (602) 968-7140 Hamilton/Hallmark (602) 437-1200 Scottsdale Alliance Electronics Inc. (602) 483-9400 Tempe Anthem Electronics (602) 966-6600 Bell Industries (602) 966-3600 **Pioneer Standard** (602) 350-9335 **Time Electronics** (602) 967-2000 CALIFORNIA Agoura Hills Future Electronics Corp. (818) 865-0040 Pioneer Standard (818) 865-5800 Time Electronics (818) 707-2890 Chatsworth Anthem Electronics (818) 775-1333 Costa Mesa Hamilton/Hallmark (714) 641-4100 Irvine Anthem Electronics (714) 768-4444 **Bell Industries** (714) 727-4500 Future Electronics Corp. (714) 453-1515 Pioneer Standard (714) 753-5090 Zeus Elect. an Arrow Co. (714) 581-4622 Rocklin Anthem Electronics (916) 624-9744 Bell Industries (916) 652-0418 Roseville Future Electronics Corp. (916) 783-7877 Hamilton/Hallmark (916) 624-9781 San Diego Anthem Electronics (619) 453-9005 Bell Industries (619) 576-3294 Future Electronics Corp. (619) 625-2800 Hamilton/Hallmark (619) 571-7540 Pioneer Standard (619) 514-7700 Time Electronics (619) 674-2800 San Jose Anthem Electronics (408) 453-1200 Future Electronics Corp. (408) 434-1122

San Jose (Continued) Hamilton/Hallmark (408) 435-3500 Pioneer Technology (408) 954-9100 Zeus Elect, an Arrow Co. (408) 629-4789 Sunnyvale **Bell Industries** (408) 734-8570 Time Electronics (408) 734-9890 Tustin **Time Electronics** (714) 669-0216 Westlake Village Bell Industries (805) 373-5600 Woodland Hills Hamilton/Hailmark (818) 594-0404 Time Electronics (818) 593-8400 COLORADO Denver **Bell Industries** (303) 691-9270 Englewood Anthem Electronics (303) 790-4500 Hamilton/Hallmark (303) 790-1662 Pioneer Technology (303) 773-8090 Time Electronics (303) 799-5400 Lakewood Future Electronics Corp. (303) 232-2008 CONNECTICUT Cheshire Euture Electronics Corn. (203) 250-0083 Hamilton/Hallmark (203) 271-2844 Meriden Bell Industries (203) 639-6000 Shelton Pioneer Standard (203) 929-5600 Wallingford Advent Electronics (800) 982-0014 Waterbury Anthem Electronics (203) 575-1575 FLORIDA Altamonte Springs Anthem Electronics (407) 831-0007 Bell Industries (407) 339-0078 Future Electronics Corp. (407) 865-7900 Pioneer Technology (407) 834-9090 Deerfield Beach Future Electronics Corp. (305) 426-4043 Pioneer Technology (305) 428-8877 Fort Lauderdale Hamilton/Hallmark (305) 484-5482 Time Electronics (305) 484-1864 Indialantic Advent Electronics (800) 975-8669 .ake Mary Zeus Elect. an Arrow Co. (407) 333-9300

Largo Future Electronics Corp. (813) 530-1222 Hamilton/Hallmark (813) 541-7440 Orlando Chip Supply "Die Distributor" (407) 298-7100 Time Electronics (407) 841-6566 Winter Park Hamilton/Hallmark (407) 657-3300 GEORGIA Duluth Anthem Electronics (404) 931-9300 Hamilton/Hallmark (404) 623-4400 Pioneer Technology (404) 623-1003 Time Electronics (404) 623-5455 Norcross Future Electronics Corp. (404) 441-7676 ILLINOIS Addison Pioneer Standard (708) 495-9680 Arlington Heights Hamilton/Hallmark (708) 797-7300 Des Plaines Advent Electronics (800) 323-1270 Elk Grove Village **Bell Industries** (708) 640-1910 Hoffman Estates Future Electronics Corp. (708) 882-1255 Itasca Zeus Elect. an Arrow Co. (708) 595-9730 Schaumburg Anthem Electronics (708) 884-0200 Time Electronics (708) 303-3000 INDIANA Carmel Hamilton/Halimark (317) 575-3500 Fort Wayne Bell Industries (219) 422-4300 Indianapolis Advent Electronics Inc. (800) 732-1453 Bell Industries (317) 875-8200 Future Electronics Corp. (317) 469-0447 Pioneer Standard (317) 573-0880 IOWA Cedar Rapids Advent Electronics (800) 397-8407 Hamilton/Hallmark (319) 393-0033 KANSAS Lenexa Hamilton/Hallmark (913) 888-4747 **Overland Park** Future Electronics Corp. (913) 649-1531 KENTUCKY Lexington Hamilton/Hallmark

(606) 288-4911

#### MARYLAND

Columbia Anthem Electronics (410) 995-6640 **Bell Industries** (410) 290-5100 Future Electronics Corp. (410) 290-0600 Hamilton/Hallmark (410) 988-9800 Seymour Electronics (410) 992-7474 Time Electronics (410) 720-3600 Gaithersburg Pioneer Technology (301) 921-0660 MASSACHUSETTS Andover **Bell Industries** (508) 474-8880 Bolton Future Electronics Corp. (508) 779-3000 Lexington Pioneer Standard (617) 861-9200 Newburyport **Rochester Electronics** 'Obsolete Products' (508) 462-9332 Norwood Gerber Electronics (617) 769-6000 Peabody Hamilton/Hallmark (508) 532-3701 **Time Electronics** (508) 532-9777 Wilmington Anthem Electronics (508) 657-5170 Zeus Elect, an Arrow Co. (508) 658-0900 MICHIGAN Farmington Hills Advent Electronics (800) 572-9329 Grand Rapids Future Electronics Corp. (616) 698-6800 Pioneer Standard (616) 698-1800 Livonia Future Electronics Corp. (313) 261-5270 O'Fallon Advent Electronics (800) 888-9588 Plymouth Hamilton/Hallmark (313) 416-5800 Pioneer Standard (313) 416-2157 MINNESOTA Bloomington Hamilton/Hallmark (612) 881-2600 Eden Prairie Anthem Electronics (612) 944-5454 Future Electronics Corp. (612) 944-2200 Pioneer Standard (612) 944-3355 Minnetonka Time Electronics (612) 931-2131 Thief River Falls Digi-Key Corp. 'Catalog Sales Only' (800) 344-4539

## XILINX EXHIBIT 1008 Page 37

## NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

MISSOURI Earth City Hamilton/Hallmark (314) 291-5350 Manchester Time Electronics (314) 230-7500 St. Louis Future Electronics Corp. (314) 469-6805 NEW JERSEY Camden Advent Electronics (800) 255-4771 Cherry Hill Hamilton/Hallmark (609) 424-0110 Fairfield **Bell Industries** (201) 227-6060 **Pioneer Standard** (201) 575-3510 Marlton Future Electronics Corp. (609) 596-4080 Time Electronics (609) 596-1286 Mount Laurel **Bell Industries** (609) 439-8860 Seymour Electronics (609) 235-7474 Parsippany Future Electronics Corp. (201) 299-0400 Hamilton/Hallmark (201) 515-1641 Pine Brook Anthem Electronics (201) 227-7960 Wavne Time Electronics (201) 785-8250 NEW MEXICO Albuquerque Bell Industries (505) 292-2700 Hamilton/Hallmark (505) 828-1058 NEW YORK Binghamton Pioneer Standard (607) 722-9300 Commack Anthem Electronics (516) 864-6600 Fairport Pioneer Standard (716) 381-7070 Hauppauge Future Electronics Corp. (516) 234-4000 Hamilton/Hallmark (516) 434-7400 Time Electronics (516) 273-0100 Port Chester Zeus Elect, an Arrow Co. (914) 937-7400 Rochester Future Electronics Corp. (716) 387-9550 Hamilton/Hallmark (800) 475-9130 Syracuse Future Electronics Corp. (315) 451-2371 Time Electronics (315) 434-9837

Woodbury Pioneer Standard (516) 921-9700 Seymour Electronics (516) 496-7474 NORTH CAROLINA Charlotte Future Electronics Corp. (704) 547-1107 Morrisville Pioneer Technology (919) 460-1530 Raleigh Anthem Electronics (919) 782-3550 Future Electronics Corp. (919) 790-7111 Hamilton/Hallmark (919) 872-0712 оню Beavercreek Future Electronics Corp. (513) 426-0090 Cleveland Pioneer Standard (216) 587-3600 Columbus Time Electronics (614) 794-3301 Dayton **Bell Industries** (513) 435-5922 Bell Industries-Military (513) 434-8231 Hamilton/Hallmark (513) 439-6735 Pioneer Standard (513) 236-9900 Mayfield Heights Future Electronics Corp. (216) 449-6996 Solon **Bell Industries** (216) 498-2002 Hamilton/Hallmark (216) 498-1100 Worthington Hamilton/Hallmark (614) 888-3313 OKLAHOMA Tulsa Hamilton/Hallmark (918) 254-6110 Pioneer Standard (918) 665-7840 Radio Inc. (918) 587-9123 OREGON Beaverton Anthem Electronics (503) 643-1114 Bell Industries (503) 644-3444 Future Electronics Corp. (503) 645-9454 Hamilton/Hallmark (503) 526-6200 Pioneer Technology (503) 626-7300 Portland Time Electronics (503) 684-3780 PENNSYLVANIA Horsham Anthem Electronics (215) 443-5150 Pioneer Technology (215) 674-4000 Pittsburgh Pioneer Standard (412) 782-2300

TEXAS Austin Anthem Electronics (512) 388-0049 Future Electronics Corp. (512) 502-0991 Hamilton/Hallmark (512) 258-8848 Minco Technology Labs. "Die Distributor (512) 834-2022 Pioneer Standard (512) 835-4000 Time Electronics (512) 219-3773 Carrollton Zeus Elect. an Arrow Co. (214) 380-4330 Dallas Hamilton/Hallmark (214) 553-4300 Pioneer Standard (214) 386-7300 Houston Future Electronics Corp. (713) 785-1155 Hamilton/Hallmark (713) 781-6100 Pioneer Standard (713) 495-4700 Richardson Anthem Electronics (214) 238-7100 Bell Industries (214) 690-9096 Future Electronics Corp. (214) 437-2437 Time Electronics (214) 480-5000 UTAH Midvale **Bell Industries** (801) 255-9691 Salt Lake City Anthem Electronics (801) 973-8555 Future Electronics Corp. (801) 467-4448 Hamilton/Hallmark (801) 266-2022 West Valley City Time Electronics (801) 973-0208 WASHINGTON Bellevue **Bell Industries** (206) 646-8750 Pioneer Technology (206) 644-7500 Bothell Anthem Electronics (206) 483-1700 Future Electronics Corp. (206) 489-3400 Kirkland Time Electronics (206) 820-1525 Redmond Hamilton/Hallmark (206) 881-6697 WISCONSIN Brookfield Future Electronics Corp. (414) 879-0244 Pioneer Standard (414) 784-3480 Meauon Taylor Electric (414) 241-4321

New Berlin Hamilton/Hallmark (414) 780-7200 Waukesha **Bell Industries** (414) 547-8879 West Allis Advent Electronics (800) 500-0441 CANADA WESTERN PROVINCES Burnaby Hamilton/Hallmark (604) 420-4101 Calgary Electro Sonic Inc. (403) 255-9550 Future Electronics Corp. (403) 250-5550 Zentronics/Pioneer (403) 295-8838 Edmonton Future Electronics Corp. (403) 438-2858 Zentronics/Pioneer (403) 482-3038 Richmond Electro Sonic Inc. (604) 273-2911 Zentronics/Pioneer (604) 273-5575 Vancouver Future Electronics Corp. (604) 294-1166 EASTERN PROVINCES Mississauga Future Electronics Corp. (905) 612-9200 Hamilton/Hallmark (905) 564-6060 Time Electronics (905) 712-3277 Zentronics/Pioneer (905) 405-8300 Nepean Hamilton/Hallmark (613) 226-1700 Zentronics/Pioneer (613) 226-8840 Ottawa Electro Sonic Inc. (613) 728-8333 Future Electronics Corp. (613) 820-8313 Pointe Claire Future Electronics Corp. (514) 694-7710 Quebec Future Electronics Corp. (418) 877-6666 Ville St. Laurent Hamilton/Hallmark (514) 335-1000 Zentronics/Pioneer (514) 737-9700 Willowdale Electro Sonic Inc. (416) 494-1666 Winnipeg Electro Sonic Inc. (204) 783-3105 Future Electronics Corp. (204) 944-1446 Zentronics/Pioneer (204) 694-1957

## National Semiconductor

#### AUSTRALIA

National Semiconductor (Australia) Pty. Ltd. Bidg. 16 Business Park Dr. Monash Business Park Nottinghill Melbourne Victoria 3166 Australia Tel: (39) 558-9999 Fax: (39) 558-9998

#### BRAZIL

National Semiconductores Do Brazil Ltda. Ruo Eeputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Fax: (55-11) 212-1181

#### CANADA

National Semiconductor (Canada) 5925 Airport Road, Suite 615 Mississauga, Ontario L4V 1W1 Tel: (416) 678-2920 Fax: (416) 678-2837

National Semiconductor (Canada) 39 Robertson Road, Suite 101 Nepean, Ontario K2H 8R2 Tel: (613) 596-0411 Fax: (613) 596-1613

National Semiconductor (Canada) 1870 Boul Des Sources, Suite 101 Pointe Claire, Quebec H2R 5N4 Tel: (514) 426-2992 Fax: (514) 426-2710

#### CHINA

National Semiconductor Beijing China Lialson Office Room 613 & 614 Sinochem Mansion No. A2 Fuxingmenwai Avenue Beijing 100046, PRC China Tel: 86-10-8568601 Fax: 86-10-8568606

National Semiconductor Shanghal China Llaison Offlice B702, Universal Mansion No. 172, Yuyuan Road Shanghai 200040, PRC China Tel: 86-21-2496062 Fax: 86-21-2496063

#### FINLAND

National Semiconductor (U.K.) Ltd. Mekaanikonkatu 13 SF-00810 Helsinki Finland Tel: (0) 759-1855 Fax: (0) 759-1393

#### FRANCE

#### National Semiconductor

S.A. Parc d'Affaires Technopolis 3, Avenue Du Canada Bat. ZETA - L.P. 821 Les Ulis F-91974 Courtaboeuf Cedex France Tel: (1) 69183700 Fax: (1) 69183769

#### GERMANY

National Semiconductor GmbH Livry-Gargan-Strasse. 10 D-82256 Fürstenfeldbruck Germany Tel: (0-81-41) 35-0 Fax: (0-81-41) 35-15-06

#### HONG KONG

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block Ocean Centre 5 Canton Road Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

#### INDIA

National Semiconductor India Llaison Office 1109, 11th Floor, West Wing Raheja Towers, M.G. Road Bangalore 560001 India Tel: 91-80-559-9467 Fax: 91-80-559-9468

#### ISRAEL

 National Semiconductor Ltd.

 Maskit Street

 PO Box 3007

 Herzlia B. 46104

 Israel

 Tel: (09) 59 42 55

 Fax: (09) 55 83 22

ITALY

WORLDWIDE SALES OFFICES

National Semiconductor S.p.A Strada 7, Palazzo R/3 I-20089 Rozzano-Milanofiori Italy Tel: (02) 57 50 03 00 Fax: (02) 57 50 04 00

#### JAPAN

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 8F 1-7-1, Nakase, Mihama-Ku Chiba-Prefecture 261 Japan Tel: 81-043-299-2300 Fax: 81-043-299-2500

#### KOREA

National Semiconductor (Far East) Ltd. 13th Floor, Dai Han Life Insurance 63 Building 60 Yoido-Dong Youngdeungpo-KU Seoul Korea 150-763 Tel: (02) 784-8051/3 (02) 785-0696/8 Fax: (02) 784-8054

#### MALAYSIA

National Semiconductor Sdn Bhd Bayan Lepas Free Trade Zone 11900 Penang Malaysia Tel: 4-644-9061 Fax: 4-644-9073

#### MEXICO

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn Mexico, 01020 D.E. Mexico Tel: (525) 661-7155 Fax: (525) 661-6905

#### **PUERTO RICO**

National Semiconductor (Puerto Rico) La Electronica Bldg. Suite 312, R.D. ≠1 KM 14.5 Rio Piedias Puerto Rico 00927 Tel: (809) 758-9211 Fax: (809) 763-6959

#### SINGAPORE

National Semiconductor Asia Pacific Pte. Ltd. 200 Cantonment Road #13-01 Southpoint Singapore 0208 Tel: (65) 225-2226 Fax: (65) 225-7080

#### SPAIN

National Semiconductor GmbH Calle Almendralejos, 4 28140 Fuente el Saz del Jarama Madrid, Spain Tel: (01) 620 14 25 Fax: (01) 620 06 12

#### SWEDEN

National Semiconductor AB P.O. Box 1009 Grosshandlarvägen 7 S-12123 Johanneshov, Sweden Tel: (08) 7 22 80 50 Fax: (08) 7 22 90 95

#### SWITZERLAND

National Semiconductor (U.K.) Ltd. Alte Winterthurerstrasse 53 CH-8304 Walliselien-Zürich Switzerland Tel: (01) 8-30-27-27 Fax: (01) 8-30-19-00

#### TAIWAN

National Semiconductor (Far East) Ltd. 9/F, No. 44 Section 2 Chungshan North Road Taipei, Taiwan, R.O.C. Tel: (02) 521-3288 Fax: (02) 551-3054

#### U.K. AND IRELAND

National Semiconductor (U.K.) Ltd. 1st Floor Milford House Milford Street Swindon, Wiltshire SN1 1DW United Kingdom Tel: (07-93) 61 41 41 Fax: (07-93) 52 21 80 Telex: 444674

#### **UNITED STATES**

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: (800) 272-9959 Fax: (800) 737-7018

## XILINX EXHIBIT 1008 Page 39

National Semiconductor supplies a comprehensive set of service and support capabilities. Complete product information and design support is available from National's customer support centers.

To receive sales literature and technical assistance, contact the National support center in your area.



Americas	Tel:	1-800-272-9959
	Fax:	1-800-737-7018
E	Email:	support@tevm2.nsc.com
Europe	Fax:	+49 (0) 180-530 85 86
. H	Email:	europe.support@nsc.com
Deutsch	Tel:	+49 (0) 180-530 85 85
English	Tel:	+49 (0) 180-532 78 32
Français	Tél:	+49 (0) 180-532 93 58
Italiano	Tel:	+49 (0) 180-534 16 80
Japan	Tel:	81-043-299-2309

Fax: 81-043-299-2408

See us on the Worldwide Web at: http://www.national.com

For support in the following countries, please contact the offices listed below:

Australia	India		Malaysia
Tel: (39) 558-9999	Tel:	80-226-7272	Tel: 4-644-9061
Fax: (39) 558-9998	Fax:	80-225-1133	Fax: 4-644-9073
China	Korea	<b>5</b>	Singapore
Tel: 10-849-133 1	Tel:	(02) 784-8051/3	Tel: (65) 225-2226
Fax: 10-849-133 2		(02) 785-0696/8	Fax: (65) 225-7080
Hong Kong	Fax:	(02) 784-8054	Taiwan
Tel: (852) 2737-1600			Tel: (02) 521-3288
Fax: (952) 2726 0060		÷	Earry (02) 5(1 205/

For a complete listing of worldwide sales offices, see inside back page.

Printed on Recycled Paper

XILINX EXHIBIT 1008, Page 40