


## **Trevor Mudge** **Bredt Family Chair of Computer Science & Engineering**

---



Professor of Electrical Engineering & Computer Science  
Computer Science & Engineering  
Bob & Betty Beyster Building  
The University of Michigan  
2260ward Street  
Ann Arbor, MI 48109-2121

tnm@umich.edu  
<https://tnm.engin.umich.edu>  
tel: +1 734 323-4613

### **Education**

---

- Ph.D. Computer Science, University of Illinois, Urbana, Illinois, 1977. Thesis: A Computer Hardware Design Language for Multiprocessor Systems.
- M.S. Computer Science, University of Illinois, Urbana, Illinois, 1973. Thesis: SEMANTRIX: A Semantically Guided Digital Electronic Machine.
- B.Sc. (Hons.) Cybernetics, University of Reading, England, 1969.

### **Work History**

---

- 2002-present: The Bredt Family Chair of Computer Engineering and Professor Electrical Engineering and Computer Science, Dept. of Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor
- 1990-2002: Professor Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor
- 1992-2002: Director of the Advanced Computer Architecture Lab., The University of Michigan, Ann Arbor
- 1984-1990: Associate Professor Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor
- 1977-1983: Assistant Professor Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor
- 1974-1977: Research Assistant, Digital Systems Research Group, Coordinated Science Laboratory, University of Illinois. Research in the areas of digital systems design languages, parallel processing, and fault tolerant computing.
- 1970-1974: Research Assistant, Information Engineering Group, Digital Computer Laboratory, University of Illinois. Design and construction of several digital machines.

### **Professional Society Membership**

---

- Life Fellow IEEE and member of the IEEE Computer Society
- Fellow of the Association for Computing Machinery
- Member of the IET: The Institution of Engineering and Technology (was Institution of Electrical Engineers)
- Member of the British Computer Society
- Member of Sigma Xi

## Awards

---

- **2021 Test of Time Award** for Razor: A low-power pipeline based on circuit-level timing speculation. 36th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-36), Dec. 2003, pp. 7-18.
- **2021 Best paper** for: Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design. *Int. Symp. on High Performance Computer Architecture (HPCA)*, Seoul, S. Korea, February 2021.
- **2018 Most Impactful Paper—25 years** Awarded at International Conference on High-Performance Computing (HiPC) Silver Jubilee in December 2018. “Power: A first class design constraint for future architectures.” *Proc. 7th Int. Conf. on High Performance Computing - HiPC*, (Springer Lecture Notes in Computer Science), Dec. 2000, Bangalore, India, pp. 215-224.
- **2017 ACM SIGARCH/IEEE-CS TCCA Influential ISCA paper award**, for “Dowsy Caches: Simple Techniques for Reducing Leakage Power” (with K. Flautner, N. Kim, S. Martin, D. Blaauw) from the *Proc. of the 29th Ann. Int. Symp. on Computer Architecture*, May 2002. The award recognizes the paper from the ISCA proceedings 15 years earlier that has had the most impact on the field during the intervening years.
- **2017 Fellow of the Association of Computing Machinery**, “For contributions to power aware computer architecture”.
- **2015 Top Pick: selected as one of the 12 best papers in computer architecture for 2015** J. Hauswald, M. A. Laurenzano, Y. Zhang, C. Li, A. Rovinski, A. Khurana, R.G. Dreslinski, T. Mudge, V. Petrucci, L. Tang, J. Mars. Sirius: An Open End-to-end Voice and Vision Personal Assistant and Its Implications For Future Warehouse Scale Computers. *IEEE MICRO* May/June 2016, vol. 36, no. 3, pp. 42-53.
- **2014 International Conference on Supercomputing 25<sup>th</sup> Anniversary Issue 1987-2011 (35 most influential papers)**. For the paper: Improving data cache performance by pre-executing instructions under a cache miss. (James Dundas and Trevor Mudge) *Proc. 1997 ACM Int. Conf. on Supercomputing*, July 1997. Reprinted in the anniversary issue, U. Banerjee Editor, 2014.
- **2014 Best paper** for: Sources of Error in Full System Simulation. *2014 IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS)*, Monterey, CA, March 2014, pp. 13-22.
- **2014 Distinguished Achievement Award** from the University of Illinois Computer Science Department as an “outstanding educator and researcher whose work has advanced the field of low-power computer architecture and its interaction with technology.” Given at the Department's CS @ Illinois 50th Anniversary Celebration, October 20<sup>th</sup>, 2014.
- **2014 ACM/IEEE CS Eckert-Mauchly Award**. For pioneering contributions to low-power computer architecture and its interaction with technology. June 2014.
- **2014 Chartered IT Professional (CTIP)**, British Computer Society, c. 2014.
- **2013 Life Fellow of the IEEE**, 2013
- **2012 International Conference on Computer-Aided Design's Ten Year Retrospective Most Influential Paper Award in 2012**. For the paper: Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. (S. Martin, K. Flautner, D. Blaauw, and T. Mudge.) Appeared in *Proc. Int. Conf. of Computer Aided Design (ICCAD-2002)*, San Jose, CA, Nov. 2002, pp. 721-725.
- **2011 Winner in the 11th Annual International VLSI Symposium Low Power Design Contest**. For the paper: SWIFT: A 2.1Tb/s 32x32 Self-Arbitrating Manycore Interconnect Fabric. (S. Satpathy, R. Dreslinski, T. Ou, D. Sylvester, T. Mudge, D. Blaauw.) Appeared in the *Symposium on VLSI Technology and Circuits*. Kyoto, Japan, June 2011, pp.138-139.
- **2011 Winners of the DAC/ISSCC Student Design Contest for 2011** Mentor for (With David Blaauw and Dennis Sylvester) their project “Design and Implementation of Centip3De, a 7-layer Many-Core

- System”, D. Fick, R. Dreslinski, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wiekowski, G. Chen, T. Mudge, D. Sylvester, and D. Blaauw. *Proc. of the ACM/IEEE Design Automation Conference (DAC)*, San Francisco, CA, June, 2011.
- **2009 Top Pick: selected as one of the 12 best papers in computer architecture for 2009** M. Woh, S. Seo, S. Mahlke, T. Mudge, C. Chakrabarti, and K. Flautner. AnySP: Anytime Anywhere Anyway Signal Processing. *36th Int. Symp. on Computer Architecture*, Austin, TX, June, 2009, pp. 128-139.
  - **2009 Ted Kennedy Family Team Excellence Award** for 2008-9 from the College of Engineering, University of Michigan, April 2009.
  - **2008 Top Pick: selected as one of the 12 best papers in computer architecture for 2008** K. Lim, P. Ranganathan, J. Chang, C. Patel, T. Mudge, S. Reinhardt. Understanding and designing new server architectures for emerging warehouse-computing environments. *35th Int. Symp. on Computer Architecture*, Beijing, China, June, 2008, pp. 315-326.
  - **2008 Best paper** for: From SODA to Scotch: The Evolution of a Wireless Baseband Processor. *41st IEEE/ACM Int. Symp. on Microarchitecture (MICRO)*, Lake Como, Italy, Nov. 2008, pp. 152-163.
  - **2007 Best Paper Nomination** for: B. Zhai, R. Dreslinski, D. Blaauw, T. Mudge, and D. Sylvester. Energy Efficient Near-threshold Chip Multi-processing. *Int. Symp. on Low Power Electronics and Design - 2007 (ISLPED)*, Aug. 2007, pp. 32-37.
  - **2007 Best paper** for: Next Generation Challenge for Software Defined Radio. M. Woh, S. Seo, H. Lee, Y. Lin, S. Mahlke, T. Mudge, C. Chakrabarti, and K. Flautner. *SAMOS VII*, Greece, April 2007, pp. 343-354.
  - **2006 Top pick paper selected as one of the 12 best papers in computer architecture for 2006**, for: Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke, T. Mudge, C. Chakrabarti, K. Flautner. SODA: A low-power architecture for software radio. *Proc. 33rd Ann. Int. Symp. on Computer Architecture*, Boston, MA USA, June 2006, pp. 89-101.
  - **2007 Microprocessor Report Innovation Award:** “RAZOR—Error-Tolerant Approach Supports Speculative Correctness” MPR Analysts' Choice Award in the Innovation category – 2/26/07. (Microprocessor Report has been the leading technical publication for the microprocessor industry since 1987.)
  - **2003 Top pick paper selected as one of the 12 best papers in computer architecture for 2003**, for: D. Ernst, N. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, T. Mudge, and K. Flautner. Razor: A low-power pipeline based on circuit-level timing speculation. *36th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-36)*, Dec. 2003, pp. 7-18.
  - **2003 Best paper** for: D. Ernst, N. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, T. Mudge, and K. Flautner. Razor: A low-power pipeline based on circuit-level timing speculation. *36th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-36)*, Dec. 2003, pp. 7-18.
  - **2003 Bredt Family Chair of Engineering**, conferred by the College of Engineering in 2003.
  - **1997 Research Excellence Award** for 1995-96 from the College of Engineering, University of Michigan, Feb. 1997.
  - **1996 Heaviside Premium.** Awarded by the Institution of Electrical Engineer for the best paper of the year: A comparison of two common pipeline structures. *Proc. Computers and Digital Techniques*, 1996.
  - **1995 Fellow of the Institute of Electrical and Electronics Engineers**, “For contributions to the design and analysis of high performance processors,” 1995.
  - **1995 Research Excellence Award** for 1994-95 EECS Department, University of Michigan, Feb. 1995.
  - **Best paper nomination** for “Analysis and design of latch-controlled synchronous digital circuits,” (15 out of 377) at the 27-th Design Automation Conference, June 1990.
  - **1986 Best IEEE MICRO article** of 1986 for “A Microprocessor-based Hypercube Supercomputer.”

- **1983 Outstanding Teaching** in Engineering. Awarded by the College of Engineering, University of Michigan, Dec.1983.
- **1982 Quest for Technology Awards (2)**. Awarded by Control Data Corporation, Oct. 1982.
- **1981 Best paper runner-up**. Honorable mention from the editors of the IEEE Trans. on Education for runner-up best paper published in 1981: “A Course Sequence in Microprocessor-Based Digital Systems Design.”
- **1981 John A. Curtis Award**. Awarded by The Computers in Education Division of the American Society of Engineering Educators, June 1981, for the paper: Teaching Assembly Language Using an Assembly Language Interpreter.
- **1981 Best paper**. Awarded by The Instrument Society of America at their 27-th Int. Symposium, Apr. 1981, for the paper: VLSI Implementation of a Numerical Processor for Robotics.

## Miscellaneous Recognition

---

- **International Symposium on Computer Architecture Hall of Fame:**  
<http://pages.cs.wisc.edu/~arch/www/iscabibhall.html>
- **MICRO Hall of fame:**  
<https://www.sigmicro.org/micro-hall-of-fame/>
- **Erdős number = 3**

## Post Docs

---

1. Xin He, November 2018 – May 2022. Current position: Senior Engineer at Tentorrent
2. Ronald G. Dreslinski Jr., April 2011 - January 2012 Current position: Associate Professor Department of Electrical Engineering and Computer Science, The University of Michigan
3. Reetuparna Das, September 2011- September 2015 Current position: Associate Professor Department of Electrical Engineering and Computer Science, The University of Michigan.
4. Yoonseo Choi, September 2007 – September 2010 Current position: Software Engineer Intel Corporation.

## Ph.D. Theses Supervised

---

1. Optimizing Sparse Linear Algebra on Reconfigurable Architecture, Dong-hyeon Park, The University of Michigan, 2021. Current position: Military service in the Republic of Korea Army.
2. Rethinking Context Management of Data Parallel Processors in an Era of Irregular Computing, Jonathan Beaumont, The University of Michigan, 2019. Current position: Lecturer IV Dept Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor.
3. Architecting Memory System for Emerging Technologies, Byoungchan Oh, The University of Michigan, 2017. (Co-chairman Ronald G. Dreslinski Jr.)<sup>[1][2][3][4][5][6][7][8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23][24][25][26][27][28][29][30][31][32][33][34][35][36][37][38][39][40][41][42][43][44][45][46][47][48][49][50][51][52][53][54][55][56][57][58][59][60][61][62][63][64][65][66][67][68][69][70][71][72][73][74][75][76][77][78][79][80][81][82][83][84][85][86][87][88][89][90][91][92][93][94][95][96][97][98][99][100]</sup> Current position: Senior Memory Architect, Intel Federal LLC.
4. Heterogeneous Mobile Platform Characterization and Accelerator Design, Cao Gao, The University of Michigan, 2017. (Co-chairman Ronald G. Dreslinski Jr.) Current position: Software Engineer, Google Inc.

5. Studies in Exascale Computer Architecture: Interconnect, Resiliency, and Checkpointing, Sandunmalee Nilmini Abeyratne, The University of Michigan, 2017. (Co-chairman Ronald G. Dreslinski Jr.) Current position: Performance Architect Intel Corporation.
6. Designing Flexible, Energy Efficient and Secure Wireless Solutions for the Internet of Things, Yajing Chen, The University of Michigan, 2017. (Co-chairman Hun-Seok Kim)<sup>[1]</sup><sub>[SEP]</sub>Current position: Digital Design Engineer, Intel Corporation.
7. Datacenter Design for Future Cloud Radio Access Network, Qi Zheng, The University of Michigan, 2016. (Co-chairman Ronald G. Dreslinski Jr.) Current position: Software Engineer, Square Inc., San Francisco, California.
8. Dense Server Architectures, Anthony Thomas Gutierrez, The University of Michigan, 2015. Current position: Member of Technical Staff, Design Engineer at AMD Research, Seattle Washington.
9. Scaling High-Performance Interconnect Architectures to Many-Core Systems, Korey LaMar Sewell, The University of Michigan, 2012. Current position: CPU Performance Architect, Apple.
10. Near-Threshold Computing: From Single Core to Many-Core Energy Efficient Architectures, Ronald G. Dreslinski Jr., The University of Michigan, 2011. Current position: Assistant Professor Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor.
11. Energy-efficient Architecture For Mobile Signal Processing, Sangwon Seo, The University of Michigan, 2011. Current position: Qualcomm Inc.
12. Architecture and Analysis For Next Generation Mobile Signal Processing, Mark Woh, The University of Michigan, 2011. Current position: Google Inc.
13. A Hardware/Software Approach for Alleviating Scalability Bottlenecks in Transactional Memory Applications, Geoffrey Wyman Blake, The University of Michigan, 2011. Current position: Senior System Development Engineer, Amazon Web Services.
14. Efficient Data Center Architectures Using Non-Volatile Memory and Reliability Techniques, David Andrew Roberts, The University of Michigan, 2010. Current position: Senior Member of Technical Staff at AMD.
15. Disaggregated Memory Architectures for Blade Servers, Kevin Te-Ming Lim, The University of Michigan, 2010.<sup>[1]</sup><sub>[SEP]</sub> (Co-chairman Steven Reinhardt)<sup>[1]</sup><sub>[SEP]</sub>Current position: Google Inc.
16. Cache Resource Allocation in Large Scale Chip Multiprocessors, Lisa Rufeng Hsu, The University of Michigan, 2009.<sup>[1]</sup><sub>[SEP]</sub> (Co-chairman Steven Reinhardt) Current position: Staff Engineer in Qualcomm Datacenter Technologies.
17. Full-System Critical-Path Analysis and Performance Prediction, Ali Ghassan Saidi, The University of Michigan, 2009.<sup>[1]</sup><sub>[SEP]</sub> (Co-chairman Steven Reinhardt)<sup>[1]</sup><sub>[SEP]</sub>Current position: Principal System Development Engineer, Amazon Web Services.
18. Microarchitecture Choices And Tradeoffs For Maximizing Processing Efficiency, Deborah T. Marr, The University of Michigan, 2008.<sup>[1]</sup><sub>[SEP]</sub>Current position: Senior Principal Engineer and Director of the Accelerator Architecture Research Lab, Intel Corporation.
19. Realizing Software Defined Radio – A Study in Designing Mobile Supercomputers, Yuan Lin, The University of Michigan, 2008. (Co-chairman Scott Mahlke)<sup>[1]</sup><sub>[SEP]</sub>Current position: Senior Principal Engineer, Compiler Technical Lead, Sambanova Inc.
20. The Fast, Efficient, And Representative Benchmarking Of Future Microarchitectures, Jeffrey Stuart Ringenberg, The University of Michigan, 2008.<sup>[1]</sup><sub>[SEP]</sub>Current position: Lecturer IV Dept Electrical Engineering and Computer Science, U Michigan, Ann Arbor.
21. Architecting Energy Efficient Servers, Tae Ho Kgil, The University of Michigan, 2007. Current position: Head of Cloud and Security Engineering at MagicCube.

22. A Baseband Processor For Software Defined Radio Terminals, Hyunseok Lee, The University of Michigan, 2007. Current position: Assistant Research Professor Arizona State University, Tempe Arizona.
23. Improving Performance and Energy Consumption in Region-Based Caching Architectures, Michael J. Geiger, The University of Michigan, 2006. (Co-chairman Gary Tyson)<sup>[1]</sup><sub>[SEP]</sub>Current position: Lecturer, Electrical & Computer Engineering Department, University of Massachusetts Lowell.
24. Application-Specific Architecture Framework for High-Performance Low-Power Embedded Computing, Allen Chao-Hung Cheng, The University of Michigan, 2006. (Co-chairman Gary Tyson)<sup>[1]</sup><sub>[SEP]</sub>
25. Virtualizing Register Context, David W. Oehmke, The University of Michigan, 2005.<sup>[1]</sup><sub>[SEP]</sub>Current position: Principal Engineer, Cray Inc. Minneapolis, Minnesota.
26. Circuit and Microarchitectural Techniques for Processor On-Chip Cache Leakage Power Reduction, Nam Sung Kim, The University of Michigan, 2004. Current position: Senior Vice-President Samsung, on leave as a Professor, Electrical and Computer Engineering, University of Illinois, Champaign-Urbana, Illinois.<sup>[1]</sup><sub>[SEP]</sub>
27. Design, Implementation and use of an Experimental Compiler for Computer Architecture Research, David Anthony Greene, The University of Michigan, 2003. Current position: Senior Compiler Engineer, Cray Inc. Minneapolis, Minnesota.
28. Limits and Misconceptions in Branch Prediction, Avinoam Nomik Eden, The University of Michigan, 2001.<sup>[1]</sup><sub>[SEP]</sub>Current position: Serial Entrepreneur.
29. Compiler and Microarchitecture Mechanisms for Exploiting Registers to Improve Memory Performance, Matthew Allan Postiff, The University of Michigan, 2001.<sup>[1]</sup><sub>[SEP]</sub>Current position: Pastor of the Fellowship Bible Church, Ann Arbor, Michigan.
30. Automatic Monitoring for Interactive Performance and Power Reduction, Krisztian Flautner, The University of Michigan, 2001.<sup>[1]</sup><sub>[SEP]</sub>Current position: VP Technology at Arm Holdings.
31. Modern DRAM Architectures, Brian Thomas Davis, The University of Michigan, 2001. (Co-chairman Bruce Jacob)<sup>[1]</sup><sub>[SEP]</sub>Current position: Senior Vice President, Sales and Marketing, HAECO Americas.
32. Efficient Execution of Compressed Programs, Charles Robert Lefurgy, The University of Michigan, 2000.<sup>[1]</sup><sub>[SEP]</sub>Current position: Research Staff Member, Austin Research Laboratory, Austin, Texas.
33. Pseudo-Vector Machines for Embedded Applications, Lea Hwang Lee, The University of Michigan, 2000.<sup>[1]</sup><sub>[SEP]</sub>Current position: DSP Architect, ZTE Corp., Richardson TX.
34. The Impact of Computer Architecture Features on Image Processing Application Execution times: A Case Study Using MPEG Image Sequence Compression on the IBM SP2, Jeremy Alan Salinger, The University of Michigan, 2000. (Co-chairman Gregory Wakefield) <sup>[1]</sup><sub>[SEP]</sub>Current position: Innovation Program Manager, General Motors R&D, Warren MI.
35. Functional Design Verification for Microprocessors by Error Modeling, David Van Campenhout, The University of Michigan, 1999. <sup>[1]</sup><sub>[SEP]</sub>Current position: Senior Staff Engineer, Xilinx, Inc.
36. Improving Processor Performance by Dynamically Pre-Processing the Instruction Stream, James David Dundas, The University of Michigan, 1998. <sup>[1]</sup><sub>[SEP]</sub>
37. Optimizing High Performance Dynamic Branch Predictors, Chih-Chieh Lee, The University of Michigan, 1997. <sup>[1]</sup><sub>[SEP]</sub>
38. Enhancing Instruction Fetching Mechanism Using Data Compression, I-Cheng Chen, The University of Michigan, 1997. <sup>[1]</sup><sub>[SEP]</sub>

39. Software-Oriented Memory-Management Design, Bruce Ledley Jacob, The University of Michigan, 1997. <sup>[L]</sup><sub>[SEP]</sub> Current position: Professor of Electrical & Computer Engineering, University of Maryland, College Park, Maryland.
40. Reducing the Penalty of Branch and Load Hazards in Pipelined Microprocessors, Michael Leonard Golden, The University of Michigan, 1995. <sup>[L]</sup><sub>[SEP]</sub>
41. OS/Architecture Interactions and Influence on Computer Architecture, David Frederick Nagle, The University of Michigan, 1995. <sup>[L]</sup><sub>[SEP]</sub>
42. Cache Behavior in the Presence of Speculative Execution - The Benefits of Misprediction, James E. Pierce, The University of Michigan, 1995. <sup>[L]</sup><sub>[SEP]</sub>
43. Architectural Macro-Modeling of Processor Memory Components, Ghazanfar Ali Khan, The University of Michigan, 1995. <sup>[L]</sup><sub>[SEP]</sub>
44. Trace-driven Memory Simulation, Richard Albert Uhlig, The University of Michigan, 1995. Current position: Intel Fellow and Managing Director of Intel Labs.
45. Architectural Trade-offs in a Latency Tolerant Gallium Arsenide Microprocessor, Michael Douglas Upton, The University of Michigan, 1994. (Co-chairman Richard Brown) <sup>[L]</sup><sub>[SEP]</sub>
46. Loop Optimization Techniques on Multi-Issue Architectures, Dan Richard Kaiser, The University of Michigan, 1994. <sup>[L]</sup><sub>[SEP]</sub>
47. Technology-Organization Trade-offs in the Architecture of a High Performance Processor, Oyekunle Ayinde Olukotun, The University of Michigan, 1991. Current position: Professor of Electrical Engineering and Computer Science at Stanford University and Director of the Pervasive Parallelism Laboratory.
48. Run-Time Support for Parallel Programs, Russell Mace Clapp, The University of Michigan, 1991. <sup>[L]</sup><sub>[SEP]</sub>
49. Design of a Non-Interfering Debugger for Embedded Real-Time Systems, Venu Prabhakar Banda, The University of Michigan, 1990. (Co-chairman Richard Volz) <sup>[L]</sup><sub>[SEP]</sub>
50. Machine Recognition and Attitude Estimation of Three-Dimensional Objects, Paul Gunther Gottschalk III, The University of Michigan, 1990. <sup>[L]</sup><sub>[SEP]</sub>
51. A Distributed Real-Time Language and Its Operational Semantics, Padmanabhan Krishnan, The University of Michigan, 1989. (Co-chairman Richard Volz) <sup>[L]</sup><sub>[SEP]</sub>
52. Parallel Processing of Best-First Branch and Bound Algorithms on Distributed Memory Multiprocessors, Tarek Saad Abdel-Rahman, The University of Michigan, 1989. Current position: Professor at The Edward S. Rogers Sr. Department of Electrical and Computer Engineering, U Toronto, Ontario, Canada.
53. Bus and Cache Memory Organizations for Multiprocessors, Donald Charles Winsor, The University of Michigan, 1989. <sup>[L]</sup><sub>[SEP]</sub> Current position: Departmental Computing Organization Coordinator; Adjunct Professor Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor.
54. High Performance Communications for Hypercube Multiprocessors, Gregory Dean Buzzard, The University of Michigan, 1988. <sup>[L]</sup><sub>[SEP]</sub>
55. Recognition of Partially Occluded Parts, Jerry Lee Turney, The University of Michigan, 1986.
56. A Study in Memory Interference Models, H.B. Humoud, The University of Michigan, 1985.
57. A Stochastic Model of Multiprocessing, Brad Alan Makrucki, The University of Michigan, 1984.

## Patents Issued

---

### 2020

- J. Kloosterman, J. Beaumont, D. Jamshidi, J. Bailey, T. Mudge, S. Mahlke. Dynamically Allocating Storage Elements to Provide Registers for Processing Thread Groups. USPTO 10,585,701 Issued March 10, 2020.
  - K. Flautner, T. Austin, D. Blaauw, T. Mudge, D. Bull. Error Recovery within Integrated Circuit. USPTO 10,579,436 Issued March 3, 2020.
  - K. Flautner, T. Austin, D. Blaauw, T. Mudge, D. Bull. Error Recovery within Integrated Circuit. USPTO 10,572,334 Issued February 25, 2020.
- 

### 2019

- Y. Chen, T. Mudge, R. Dreslinski Jr., S. Lu, H.-S. Kim, D. Blaauw, F. Cheng. Configurable Arithmetic Unit. USPTO 10,409,615 Issued September 10, 2019.
- 

### 2018

- S. Jeloka, S. Aberaytne, R. Dreslinski Jr., R. Das, T. Mudge, D. Blaauw. Apparatus and Methods for Generating a Selection Signal to Perform an Arbitration in a Single Cycle Between Multiple Signal Inputs Having Respective Data Send. USPTO 10,037,295. Issued July 31, 2018.
  - B. Oh, S. Aberaytne, R. Dreslinski Jr., T. Mudge. Enhanced Memory Device. USPTO 10,002,657. Issued June 19, 2018.
  - J. Pusdesris, T. Mudge, T. Manville. Data Processing Apparatus and Method for Decoding Instructions In Order to Generate Control Signals for Processing Circuitry of the Data Processing Apparatus. USPTO 9,880,843. Issued January 30, 2018.
- 

### 2016

- S. Jeloka, S. Abeyratne, R. Dreslinski Jr., R. Das, T. Mudge D. Blaauw. Single Cycle Arbitration Within an Interconnect. USPTO 9,514,074. Issued December 6, 2016.
  - T. Mudge, A. Pellegrini, B. VanderSloot, J. Pusdesris Y. Kang. Data Processing Apparatus with Memory Rename Table for Mapping Memory Addresses to Register. USPTO 9,471,480. Issued October 18, 2016.
  - G. Blake, T. Mudge, S. Biles. Contention Management for a Hardware Transactional Memory. USPTO 9,513,959. Issued December 6, 2016
  - K. Flautner, T. Austin, D. Blaauw, T. Mudge, D. Bull. Error Recovery within Integrated Circuit. USPTO 9,448,875. Issued September 20, 2016.
- 

### 2015



- T. Mudge, T. Manville. Next Branch Table for Use with a Branch Predictor. USPTO 9,135,011. Issued September 15, 2015.
- K. Flautner, D. Blaauw, D. Bull, T. Austin, T. Mudge. Single Event Upset Tolerant Flip-Flop. USPTO 9,164,842. Issued October 20, 2015.

---

**2014**

- S. Satpathy, D. Blaauw, D. Sylvester, T. Mudge. Crossbar Circuitry for Applying an Adaptive Priority Scheme and Method of Operation of Such Circuitry. USPTO 8,868,817. Issued October 21, 2014.
- D. Bull, D. Blaauw, T. Austin, K. Flautner, T. Mudge. Error recovery within Integrated Circuit. USPTO 8,650,470. Issued February 11, 2014.

---

**2013**

- S. Satpathy, D. Blaauw, T. Mudge, D. Sylvester. Crossbar Circuitry and Method of Operation of Such Crossbar Circuitry. USPTO 8,549,207. Issued October 1, 2013; Japan Patent Number: 5816063. Issued October 2, 2015.
- K. Flautner, T. Austin, D. Blaauw, T. Mudge, D. Bull. Error recovery within processing stages of an integrated circuit. USPTO 8,407,537. Issued March 26, 2013.
- D. Blaauw, T. Mudge, D. Sylvester, R. Dreslinski Jr., D. Fick. Vertical Interconnect Patterns in Multi-Layer Integrated Circuits. USPTO 8,381,155. Issued February 19, 2013.
- T. Mudge, D. Blaauw, C. Tokunaga. Random Number Generator. USPTO 8,346,832; China Patent Number: 200710181971.0; Japan Patent Number: 4938612; United Kingdom Number: GB2442838. Issued January 1, 2013; March 6, 2013; March 2, 2012; May 11, 2011.

---

**2012**

- R. Dreslinski Jr., T. Mudge, D. Blaauw, D. Sylvester, G. Chen. Cache Memory System for a Data Processing Apparatus. USPTO 8,355,122. Issued December 18, 2012.
- D. Roberts, T. Mudge, T. Wensch. Cache Memory with Power Saving State. USPTO 8,285,936. Issued October 9, 2012.
- S. Satpathy, D. Blaauw, T. Mudge, D. Sylvester, R. Dreslinski Jr. Crossbar Circuitry for Applying a Pre-selection Prior to Arbitration Between Transmission Requests and Method of Operation of Such Crossbar Circuitry. USPTO 8,255,610. Issued August 28, 2012.
- D. Roberts, T. Mudge, G. Dasika. Storage of Data in Data Stores Having Some Faulty Storage Locations. USPTO 8,230,277. Issued July 24, 2012.
- S. Satpathy, D. Blaauw, T. Mudge, D. Sylvester, R. Dreslinski Jr. Crossbar Circuitry and Method of Operation of Such Crossbar Circuitry. USPTO 8,230,152. Issued July 24, 2012.
- D. Roberts, T. Mudge, G. Dasika. Storage of Data in Data Stores Having Some Faulty Storage Locations. USPTO 8,145,960. Issued March 37, 2012.
- S. Satpathy, D. Blaauw, T. Mudge, D. Sylvester, R. Dreslinski Jr. Crossbar Circuitry and Method of Operation of Such Crossbar Circuitry. USPTO 8,108,585. Issued January 31, 2012.

---

**2011**

- T. Mudge, K. Flautner, D. Blaauw, T. Austin, D. Bull, S. Das. Cost Effective Razor Pipeline Recovery with micro-Architectural Support. China Patent Number ZL200580050138.1. Issued December 2, 2009; United Kingdom Patent Number: 2439019. Issued June 2, 2010; Japan Patent Number: 472299. Issued April 15, 2011.
- 

**2010**

- K Flautner, D. Bull, T. Austin, D. Baauw, T. Mudge. Integrated circuit with error correction mechanisms to offset narrow tolerancing. USPTO 7,701,240. Issued April 20, 2010.
  - K. Flautner, T. Austin, D. Blaauw, T. Mudge. Error Detection and Recovery Within Processing Stages of an Integrated Circuit. USPTO 7,650,551. Issued January 19, 2010; Israel Patent Number:168928. Issued May 31, 2010; Republic of Korea: 982461. Issued September 9, 2010.
- 

**2009**

- K. Flautner, D. Blaauw, T. Mudge, N. Kim, S. Martin. Data processing memory circuit. USPTO 7,533,226. Issued May 12, 2009.
  - K Flautner, T. Mudge. Performance Level Selection in a Data Processing System by Combining a Plurality of Performance Requests. USPTO 7,512,820. Issued March 31, 2009.
  - K. Flautner, D. Blaauw, T. Austin, T. Mudge. Using Shadow Latches As Low Leakage Retention Latches. China Patent Number: ZL200480007397. Issued March 11, 2009; Japan Patent Number: 4335253. July 3, 2009.
- 

**2008**

- T. Mudge, T. Austin, D. Blaauw, K Flautner. Systematic and Random Error Detection and Recovery Within Processing Stages of an Integrated Circuit. USPTO 7,337,356. Issued February 26, 2008; Germany, France, United Kingdom, Italy, Netherlands, and Europe Patent Number: 1604281. Issued August 9, 2006.
  - K Flautner, T. Mudge, D. Flynn. Data Processing System Performance Counter. USPTO 7,321,942. Issued January 22, 2008.
- 

**2007**

- T. Mudge, T. Austin, D. Blaauw, K. Flautner. Data Retention Latch Provision Within Integrated Circuits. USPTO 7,310,755. Issued December 18, 2007; India Patent Number: 7. Issued ?; Germany, Europe, France, Netherlands, Korea, Israel, and Italy Patent Number: 1604265. Issued June 14, 2006; China Number ?, Issued May 20, 2010; Japan ZL200480007397.1. March 11, 2009.
- K. Flautner, T. Austin, D. Blaauw, T. Mudge. Error Detection and Recovery Within Processing Stages of an Integrated Circuit. USPTO 7,278,080. Issued October 2, 2007; Malaysia Patent Number MY-136842-A. Issued November 28, 2008. China Patent Number: ZL200480007338.4. Issued July 9, 2008; India Patent Number: 225122. Issued October 31, 2008; Japan Patent Number: 4426571. Issued December 18, 2009.
- K Flautner, T. Mudge. Data Processor Memory Circuit. USPTO 7,260,694. Issued August 21, 2007.
- K. Flautner, T. Mudge. Performance Setting of a Data Processing System. USPTO 7,194,385. Issued March 20, 2007.
- T. Mudge, T. Austin, D. Blaauw, K. Flautner. Systematic and Random Error Detection and Recovery Within Processing Stages of an Integrated Circuit. USPTO 7,162,661. Issued January 9, 2007; France

Patent Number: 1604281. Issued August 9, 2006; China Patent Number: ZL200480007372.1. Issued September 3, 2008; Japan Patent Number: 4317212. Issued May 29, 2009; Israel Patent Number: 168453. Issued September 1, 2010; Republic of Korea Patent Number: 10-0981999. September 7, 2010.

---

**2006**

- K. Flautner, T. Mudge. Performance Level Selection in a Data Processing System Using a Plurality of Performance Request Calculating Algorithms. USPTO 7,131,015. Issued October 31, 2006.
  - T. Mudge, T. Austin, D. Blaauw, D. Sylvester, K. Flautner. Memory System Having Fast and Slow Data Reading Mechanisms. USPTO 7,072,229. Issued July 4, 2005;
  - K. Flautner, D. Blaauw, T. Mudge, N. Kim, S. Martin. Drowsy Cache Data Processor Memory Circuit. USPTO 7,055,007. Issued May 30, 2006.
- 

**2005**

- T. Mudge, T. Austin, D. Blaauw, D. Sylvester, K. Flautner. Memory System Having Fast and Slow Data Reading Mechanisms. USPTO 6,944,067. Issued September 13, 2005; India Patent Number: 6.7. Issued April 21, 2010; Israel Patent Number: ZL20048000739. Issued January 17, 2009; Europe, United Kingdom, Germany, France, Netherlands, Korea, Japan, and Italy Patent Number: 1604371. Issued July 26, 2006.
- 

**1985**

- R. Lougheed, T. Mudge. Design Rule Checking Using Serial Neighborhood Processors. USPTO 4,510,616. Issued April 9, 1985.
- 

**1984**

- R. Lougheed, T. Mudge. Design Rule Checking Using Serial Neighborhood Processors. USPTO 4,441,207. Issued April 3, 1984.
- 

**Patent Applications**

- S. Jeloka, S. Abeyratne, R. Dreslinski Jr., R. Das, T. Mudge D. Blaauw. Single Cycle Arbitration 15/367,218. March 23, 2017.

## Publications

---

### To Appear

- A. Krishnakumar, U. Ogras, R. Marculescu, M. Kishivensky, T. Mudge. Domain-Specific Architectures (DSAs): Research Problems and Promising Approaches. *Trans. on Embedded Computing Systems*.
- B. Oh, N. Abeyratne, N. S. Kim, J. Ahn, R. Dreslinski, T. Mudge. Rethinking DRAM's page mode with STT-MRAM. *Trans. Computers*.
- X. He, K.-Y. Chen, S. Feng, H.-S. Kim, D. Blaauw, R. Dreslinski, T. Mudge. Squaring the circle: Executing Sparse Matrix Computations on FlexTPU—a TPU-like processor. *31st Int. Conf. on Parallel Architectures and Compilation Techniques (PACT)*, Chicago, IL, October 2022.
- L. Belayneh, H. Ye, K.-Y. Chen, D. Blaauw, T. Mudge, R. Dreslinski, N. Talati. Locality-aware Optimizations for Improving Remote Memory Latency in Multi-GPU Systems. *31st Int. Conf. on Parallel Architectures and Compilation Techniques (PACT)*, Chicago, IL, October 2022.
- N. Talati, H. Ye, S. Vedula, K.-Y. Chen, Y. Chen, D. Liu, D. Blaauw, A. Bronstein, T. Mudge, R. Dreslinski. Mint: An Accelerator For Mining Temporal Motifs. *The 55<sup>th</sup> Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, Chicago, IL, October 2022.
- K.-Y. Chen, C.-S. Yang, Y.-H. Sun, C.-W. Tseng, M. Fayazi, X. He, S. Feng, Y. Yue, T. Mudge, R. Dreslinski, H.-S. Kim, D. Blaauw. A 507 GMACs/J 256-Core Domain Adaptive Systolic-Array-Processor for Wireless Communication and Linear-Algebra Kernels in 12nm FINFET *2021 Symposium on VLSI Technology and Circuits (VLSI)*, Honolulu, HI, June 2022.
- Y. Xiong, J. Li, D. Blaauw, H.-S. Kim, T. Mudge, R. Dreslinski, and C. Chakrabarti. Improving Energy Efficiency of Convolutional Neural Networks on Multi-core Architectures through Run-time Reconfiguration. *2022 IEEE International Symposium on Circuits and Systems (ISCAS)*, Austin TX, June 2022.
- S. Feng, X. He, K. Chen, L. Ke, X. Zhang, D. Blaauw, T. Mudge, and R. Dreslinski. MeNDA: A Near-Memory Multi-way Merge Solution for Sparse Transposition and Dataflows. *Proc. 49th Ann. Int. Symp. on Computer Architecture (ISCA)*, NY, June 2022.
- N. Talati, H. Ye, Y. Yang, L. Belayneh, K. Chen, D. Blaauw, T. Mudge, R. Dreslinski. NDMiner: Accelerating Graph Pattern Mining Using Near Data Processing. *Proc. 49th Ann. Int. Symp. on Computer Architecture (ISCA)*, NY, June 2022.

---

### 2022

- S. Kim, M. Fayazi, A. Daftardar, K.-Y. Chen, J. Tan, S. Pal, T. Ajayi, Y. Xiong, T. Mudge, C. Chakrabarti, D. Blaauw, R. Dreslinski, H.-S. Kim. Versa: A 36-Core Systolic Multiprocessor with

Dynamically-Reconfigurable Interconnect and Memory. *IEEE Jour. Solid-State Circuits*, vol. 57, no. 4, April 2022, pp. 986-998.

---

## 2021

- N. Talati, D. Jin, H. Ye, A. Brahmakshatriya, S. Amarasinghe, T. Mudge, D. Koutra, R. Dreslinski. A Deep Dive Into Understanding The Random Walk-Based Temporal Graph Learning. *2021 IEEE International Symposium on Workload Characterization (IISWC)*, November 2021. [virtual]
- A. Khadem, H. Ye, and T. Mudge. CoDR: Computation and Data Reuse Aware CNN Accelerator. Poster at the *Design Automation Conference*, San Francisco, July 2021.
- S. Feng, J. Sun, S. Pal, X. He, K. Kaszyk, D.-H. Park, M. Morton, T. Mudge, M. Cole, M. O'Boyle, C. Chakrabarti, and R. Dreslinski. CoSPARSE: A Software and Hardware Reconfigurable SpMVFramework for Graph Analytics. *Design Automation Conference*, San Francisco, July 2021.
- Kim, M. Fayazi, A. Daftardar, K-Y. Chen, J. Tan, S. Pal, T. Ajayi, Y. Xiong, T. Mudge, C. Chakrabarti, D. Blaauw, R. Dreslinski, H-S. Kim. Versa: A Dataflow-Centric Multiprocessor with 36 Systolic ARM Cortex-M4F Cores and a Reconfigurable Crossbar-Memory Hierarchy in 28nm. *2021 Symposia on VLSI Technology and Circuits*, Kyoto June 2021. [virtual]
- N. Talati, K. May, A. Behroozi, Y. Yang, K. Kaszyk, C. Vasiliadiotis, T. Verma, L.Li, B. Nguyen, J. Sun, J. Morton, A. Ahmadi, T. Austin, M. O'Boyle, S. Mahlke, T. Mudge, R. Dreslinski. Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design. *Int. Symp. on High Performance Computer Architecture (HPCA)*, Seoul, S. Korea, February 2021. [Best Paper] [virtual]

---

## 2020

- Y. Xiong, J. Zhou, S. Pal, D. Blaauw, H.-S. Kim, T. Mudge, R. Dreslinski, C. Chakrabarti. Accelerating Deep Neural Network Computation on a Low Power Reconfigurable Architecture. *IEEE International Symposium on Circuits and Systems (ISCAS)*, Seville, Spain, October 2020, pp.1-5. [virtual]
- S. Pal, S. Feng, D.-H. Park, S. Kim, A. Amarnath, C.-S. Yang, X. He, J. Beaumont, K. May, Y. Xiong, K. Kaszyk, J. M. Morton, J. Sun, M. O'Boyle, M. Cole, C. Chakrabarti, D. Blaauw, H.-S. Kim, T. Mudge, R. Dreslinski. Transmuter: Bridging the Efficiency Gap using Memory and Dataflow Reconfiguration. *9<sup>th</sup> Int. Conf. on Parallel Architectures and Compilation Techniques (PACT)*, Atlanta, October 2020, pp. 175-190. [virtual]
- S. Pal, K. Kaszyk, S. Feng, B. Franke, M. Cole, M. O'Boyle, T. Mudge, R. G. Dreslinski. HetSim: Simulating Large-Scale Heterogeneous Systems using a Trace-driven, Synchronization and Dependency-Aware Framework. *IEEE Int. Symp. on Workload Characterization (IISWC-2020)*, Beijing, China, October 2020, pp. 13-24. [virtual]
- Y. Yang, H. Ye, Y. Chen, X. Liu, N. Talati, X. He, T. Mudge, and R. Dreslinski. CoPTA: Contiguous Pattern Speculating TLB Architecture. *Twentieth Int. Conf. on Embedded Computer Systems: Architecture, Modeling and Simulation (SAMOS XX)*, Samos, Greece, July 2020, pp. 67–83. [virtual]
- X. He, S. Pal, A. Amarnath, S. Feng, D.-H. Park, A. Rovinski, H. Ye, Y. Chen, R. Dreslinski, T. Mudge. Sparse-TPU: Adapting Systolic Arrays for Sparse Matrices. *34th ACM International Conference on Supercomputing (ICS)*, Barcelona, Spain, June 2020, pp. 1-12. [virtual]
- A. Soorishetty, J. Zhou, S. Pal, D. Blaauw, H.-S. Kim, T. Mudge, R. Dreslinski, C. Chakrabarti. Accelerating Linear Algebra Kernels On A Massively Parallel Reconfigurable Architecture. *International Conference on Acoustics, Speech, and Signal Processing (ICASSP)*, Barcelona, Spain, May 2020, pp. 1558-1562. [virtual]

- D.-H. Park, S. Pal, S. Feng, P. Gao, J. Tan, A. Rovinski, S. Xie, C. Zhao, A. Amarnath, T. Wesley, J. Beaumont, K.-Y. Chen, C. Chakrabarti, M. Taylor, T. Mudge, D. Blaauw, H.-S. Kim, R. Dreslinski. A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrix-Matrix Multiplication Accelerator. *IEEE Jour. Solid-State Circuits*, vol. 55, no. 4, April 2020, pp. 933-944.

## 2019

- J. Beaumont, T. Mudge. Fine-Grained Management of Thread Blocks for Irregular Applications. IEEE 37th Int. Conf. on Computer Design (ICCD). *IEEE 37th Int. Conf. on Computer Design (ICCD)*, Abu Dhabi, November 2019, pp. 283-292.
- S. Pal, D.-H. Park, Si. Feng, P. Gao, J. Tan, A. Rovinski, S. Xie, C. Zhao, A. Amarnath, T. Wesley, J. Beaumont, K.-Y. Chen, C. Chakrabarti, M. Taylor, T. Mudge, D. Blaauw, H.-S. Kim, R. Dreslinski. A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm. *2019 Symposia on VLSI Technology and Circuits*, Kyoto Japan, June 2019.
- H.-M. Chen, S.-Y. Lee, C.-J. Wu, T. Mudge, C. Chakrabarti. Configurable-ECC: Architecting a Flexible ECC Scheme to Support Different Sized Accesses in High Bandwidth Memory Systems. *IEEE Transactions on Computers*, vol. 68, no. 5, May 2019, pp. 646-659.

## 2018

- B. Oh, N. S. Kim, J. Ahn, B. Li, R. Dreslinski and T. Mudge. A Load Balancing Technique for HBM Channels. *MEMSYS*, Washington DC, October 2018, 12pp.
- S. Pal, J. Beaumont, D.-H. Park, A. Amarnath, S. Feng, C. Chakrabarti, H.-S. Kim, D. Blaauw, T. Mudge, R. Dreslinski. OuterSPACE: An Outer Product based Sparse Matrix Multiplication Accelerator. *Int. Symp. on High Performance Computer Architecture (HPCA)*, Vienna, Austria, February 2018, pp. 724-736.

## 2017

- D.-H. Park, J. Beaumont, T. Mudge. Accelerating Smith-Waterman Alignment workload with Scalable Vector Computing. *REV-A Workshop at IEEE Cluster*, Hawaii, September 2017, pp. 8.
- Y. Chen, S. Lu, C. Fu, D. Blaauw, R.G. Dreslinski, T. Mudge, H.-S. Kim. A Programmable Galois Field Processor for the Internet of Things. *Proc. 44th Ann. Int. Symp. on Computer Architecture (ISCA)*, Toronto, Canada, June 2017, pp. 55-68.
- Y. Kang, J. Hauswald, C. Gao, A. Rovinski, T. Mudge, J. Mars, L. Tang. Neurosurgeon: Collaborative Intelligence Between the Cloud and Mobile Edge. *Proc. 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, Xi'an, China, April 2017, pp. 615-629.
- N. Pinckney, L. Shifren, B. Cline, S. Sinha, S. Jeloka, R. Dreslinski, T. Mudge, D. Sylvester, D. Blaauw. Impact of FinFET on Near-Threshold Voltage Scalability. *IEEE Design & Test*, March/April 2017, pp. 31-38.
- S. Bang, J. Wang, Z. Li, C. Gao, Y. Kim, Q. Dong, Y.P. Chen, L. Fick, X. Sun, R.G. Dreslinski, T. Mudge, H.-S. Kim, D. Blaauw, D. Sylvester. A 288uW Programmable Deep Learning Processor with 270kB On-chip Weight Storage Using Non-uniform Memory Hierarchy for Mobile Intelligence. *2017 International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, February 2017, pp 250-251.

## 2016

- H-M. Chen, S. Jeloka, A. Arunkumar, D. Blaauw, C-J. Wu, T. Mudge, C. Chakrabarti. Using Low Cost Erasure and Error Correction Schemes to Improve Reliability of Commodity DRAM Systems. *IEEE Transactions on Computers*, December 2016, vol. 65, no. 12, pp. 3766-3779
- Y. Chen, N. Chiotellis, Li.-X. Chuo, C. Pfeiffer, Y. Shi, R. Dreslinski, A. Grbic, T. Mudge, David D. Wentzloff, D. Blaauw, and H.-S. Kim. Energy-Autonomous Wireless Communication for Millimeter-Scale Internet-of-Things Sensor Nodes. *IEEE Journal on Selected Areas in Communications*, December 2016, vol. 34, no. 12, pp. 3962-3977.
- N. Abeyratne, H.-M. Chen, B. Oh, R. Dreslinski, C. Chakrabarti, T. Mudge. Checkpointing Exascale Memory Systems with Existing Memory Technologies. MEMSYS, Washington DC, October 2016, pp. 18-28.
- H-M. Chen, C-J. Wu, T. Mudge, C. Chakrabarti. RATT-ECC: Rate Adaptive Two-Tiered Error Correction Codes for Reliable 3D Die-Stacked Memory. *ACM Transactions on Architecture and Code Optimization (TACO)*, vol. 16, issue 3, September 2016, article 24, 24 pp.
- T. Mudge, R. Sendag, F. Chong, J. Yi, I. Markov, D. Chiou. Impact of Future Technologies on Architecture. *IEEE MICRO*, July/August 2016, pp. 48-56.
- Q. Zheng, Y. Chen, S. Abeyratne, R. Dreslinski, and T. Mudge. Designing General Purpose Cloud Platforms for Future Radio Access Networks. *CTN: IEEE CompSoc Technology News* <http://www.comsoc.org/ctn>. July 2016.
- N. Pinckney, B. Cline, R.G. Dreslinski, S. Jeloka, L. Shifrin, S. Sinha, T. Mudge, D. Sylvester, D. Blaauw. Near-Threshold Computing in FinFET Technologies: Opportunities for Improved Voltage Scalability. *53<sup>rd</sup> Design Automation Conference (DAC)*, Austin, TX, June 2016, pp. 1-6.
- J. Hauswald, M. A. Laurenzano, Y. Zhang, C. Li, A. Rovinski, A. Khurana, R.G. Dreslinski, T. Mudge, V. Petrucci, L. Tang, J. Mars. Sirius Implications For Future Warehouse-scale Computers. *IEEE MICRO*, May/June 2016, vol. 36, no. 3, pp. 42-53. [Top Pick: selected as one of the 12 best papers in computer architecture for 2015]
- J. Hauswald, M. A. Laurenzano, Y. Zhang, C. Li, A. Rovinski, A. Khurana, R.G. Dreslinski, T. Mudge, V. Petrucci, L. Tang, J. Mars. Designing Future Warehouse Scale Computers for Sirius, an Open End-to-End Voice and Vision Personal Assistant. *ACM Trans. On Computer Systems*, 34, 1, Article 2, April 2016, 32 pp.
- Y. Chen, S. Lu, H-S. Kim, D. Blaauw, R.G. Dreslinski, T. Mudge. A Low Power Software-Defined-Radio Baseband Processor for the Internet of Things. *Proc. 22<sup>nd</sup> IEEE Int. Symp. on High Performance Computer Architecture (HPCA-22)*, March 2016, Barcelona, Spain, pp. 40-51.

---

## 2015

- J. Kloosterman, J. Beaumont, M. Wollman, A. Sethia, R.G. Dreslinski, T. Mudge, S. Mahlke. WarpPool: Sharing Requests with Inter-Warp Coalescing for Throughput Processors. *The 48<sup>th</sup> Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, Hawaii, December 2015, pp. 433-444.
- H-M. Chen, A. Arunkumar, C-J. Wu, T. Mudge, C. Chakrabarti. E-ECC: Low Power Erasure and Error Correction Schemes for Increasing Reliability of Commodity DRAM Systems. *MEMSYS 2015: International Symposium on Memory Systems*, Washington DC, October 2015, pp. 60-70.
- J. Hauswald, Y. Kang, M. Laurenzano, Q. Chen, C. Li, T. Mudge, R. G. Dreslinski, J. Mars, L. Tang. Djinn and Tonic: DNN as a Service and Its Implications for Future Warehouse Scale Computers. *Proc. 42nd Int. Symp. on Computer Architecture (ISCA)*, Portland, OR, June 2015, pp. 27-40.
- T. Mudge. Thoughts on Winning the 2014 Eckert-Mauchly Award. *IEEE MICRO*. May 2015, pp. 144-146.
- T. Mudge. The Specialization Trend in Computer Hardware—A Perspective. *Comm. ACM*. Vol. 58, no. 4, April 2015, p. 84.

- C. Gao, A. Gutierrez, M. Ranaj, R.G. Dreslinski, T. Mudge, C.-J. Wu. A Study of Mobile Device Utilization. *2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*. Philadelphia, March 2015, pp. 225-234
- J. Ballast, M. Ahmed, R.G. Dreslinski, R. Higgins, D-I. Kang, T. Mudge, W. Snapp, E. Van Hensbergen, J. Walters, M. Wollman. The Next-Generation Space Processor (NGSP) Analysis Program: Benchmarking and ARM-Based Heterogeneous Multicore Processor Design for Space Applications. *40<sup>th</sup> Annual GOMACTech Conference*, St. Louis March 2015.
- J. Hauswald, M. A. Laurenzano, Y. Zhang, C. Li, A. Rovinski, A. Khurana, R.G. Dreslinski, T. Mudge, V. Petrucci, L. Tang, J. Mars. Sirius: An Open End-to-End Voice and Vision Personal Assistant and Its Implications for Future Warehouse Scale Computers. *Proc. 20th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*. Istanbul, March 2015, pp. 223-238.
- Q. Zheng, Y. Chen, H. Lee, R. Dreslinski, C. Chakrabarti, A. Anastasopoulos, S. Mahlke, and T. Mudge. Using Graphics Processing Units in an LTE Base Station. *Journal of Signal Processing Systems*, vol. 78, no. 1, pp. 35-47, January 2015.

---

## 2014

- T. Mudge (Author Retrospective). Improving data cache performance by pre-executing instructions under a cache miss. (James Dundas and Trevor Mudge) *Proc. 1997 ACM Int. Conf. on Supercomputing*, July 1997. Reprinted in the 25<sup>th</sup> Anniversary Issue of the International Conference on Supercomputing 1987-2011 (**35 most influential papers**), U. Banerjee Editor, 2014. pp. 40-41.
- S. Jeloka, R. Das, R.G. Dreslinski, T. Mudge, D. Blaauw. Hi-Rise: A High-Radix Switch for 3D Integration with Single-Cycle Arbitration. *The 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)*, December 2014, pp. 471-483.
- J. Pusdesris, B. VanderSloot, T. Mudge. A Memory Rename Table to Reduce Energy and Improve Performance. *2014 International Symposium on Low Power Electronics Design (ISLPED)*, August 2014, pp. 279-282.
- A. Gutierrez, R.G. Dreslinski, T. Mudge. Evaluating Private vs. Shared Last-Level Caches for Energy Efficiency in Asymmetric Multi-Cores. *Fourteenth International Conference on Embedded Computer Systems: Architecture, Modeling and Simulation (SAMOS)*, July 2014, pp. 191-198.
- S. Rao, S. Jeloka, R. Das, D. Blaauw, R. Dreslinski, T. Mudge. VIX: Virtual Input Crossbar for Efficient Switch Allocation. *51<sup>st</sup> Design Automation Conference (DAC)*, June 2014, pp. 596-601.
- N. Abeyratne, S. Jeloka, Y. Kang, D. Blaauw, R.G. Dreslinski, R. Das, T. Mudge. Quality-of-Service for a High-Radix Switch. *51<sup>st</sup> Design Automation Conference (DAC)*, June 2014, pp. 955-960.
- J. Hauswald, T. Manville, Q. Zheng, R.G. Dreslinski, C. Chakrabarti, T. Mudge. A Hybrid Approach to Offloading Mobile Image Classification. *2014 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP)*, May 2014, pp. 8375-8379.
- R.G. Dreslinski, Q. Zheng, R.P. Higgins, J. Hauswald, D. Blaauw, T. Mudge, C. Chakrabarti, J. Ballast, W. Snapp. An Architecture for Low-Power High-Performance Embedded Computing. *39<sup>th</sup> Annual GOMACTech Conference (GOMAC)*, April 2014, pp. 423-426.
- A. Gutierrez, J. Pusdesris, R. Dreslinski, T. Mudge, C. Sudanthi, C.D. Emmons, M. Hayenga, and N. Paver. Sources of Error in Full System Simulation. *2014 IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS)*, Monterey, CA, March 2014, pp. 13-22. [**Best Paper**]
- A. Gutierrez, M. Cieslak, B. Giridhar, R. Dreslinski, L. Ceze, and T. Mudge. Integrated 3D-stacked server designs for increasing physical density of Key-Value stores. *Proc. of the 19-th Int. conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, Salt Lake City, UT, March 2014, pp. 485-498.



- C. Gao, A. Gutierrez, R. G. Dreslinski, T. Mudge, K. Flautner, G. Blake. A Study of Thread Level Parallelism on Mobile Devices. *2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*, March 2014, pp. 126-127.

## 2013

- B. Giridhar, M. Cieslak, D. Duggal, R. Dreslinski, H. Chen, R. Patti, B. Hold, C. Chakrabarti, T. Mudge, D. Blaauw. Exploring DRAM Organizations for Energy-Efficient and Resilient Exascale Memories. *Proc. of SC13*, Denver, November 2013, 12pp.
- R. Dreslinski, D. Fick, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski, G. Chen, D. Sylvester, D. Blaauw, T. Mudge. Centip3De: A Many-Core Prototype Exploring 3D Integration and Near-Threshold Computing. *Communications of the ACM (CACM)*, vol. 56, no. 11, November 2013, pp. 97-104.
- Q. Zheng, Y. Chen, R. Dreslinski, C. Chakrabarti, A. Anastasopoulos, S. Mahlke, T. Mudge. Architecting an LTE Base Station with Graphics Processing Units. *2013 IEEE Workshop on Signal Processing Systems (SiPS 2013)*, Beijing, China, October 2013, pp. 219-224.
- Q. Zhang, Y. Chen, R. Dreslinski, C. Chakrabarti, A. Anastasopoulos, S. Mahlke, T. Mudge. WiBench: An Open Source Kernel Suite for Benchmarking Wireless Systems. *Proc. of the IEEE Int. Symp. on Workload Characterization (IISWC)*, September 2013, pp. 123-132.
- R. Dreslinski, B. Girdihar, M. Cieslak, Y. Kang, D. Blaauw, T. Mudge, J. Vetter, R. Schreiber. An Evaluation Methodology for Exascale Memory Systems. *Workshop on Modeling & Simulation of Exascale Systems & Applications (MODSIM)*, Seattle, WA, September, 2013, 2pp.
- N. Pinckney, R. Dreslinski, K. Sewell, D. Fick, D. Blaauw, D. Sylvester, and T. Mudge. Limits of Parallelism and Boosting in Dim Silicon. *IEEE Micro (Special Issues on Best of 2012 Workshop on Dark Silicon—DaSi)*, vol. 33, no. 5, July 2013, pp. 30-37.
- Q. Zheng, Y. Chen, R. Dreslinski, C. Chakrabarti, A. Anastasopoulos, S. Mahlke, T. Mudge. Parallelization techniques for implementing trellis algorithms on graphics processors. *Proc. of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS)*, Beijing, May 2013, pp.1220-1223.
- R. Dreslinski, D. Fick, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski, G. Chen, D. Sylvester, D. Blaauw, and T. Mudge. Centip3De: A 64-Core, 3D Stacked, Near-Threshold System. *IEEE Micro (Special Issues on Best of Hotchips-24)*, vol. 33, no.2, March-April 2013, pp. 8-16.
- N. Abeyratne, R. Das, Q. Li, K. Sewell, B. Giridhar, R. Dreslinski, D. Blaauw, and T. Mudge. Scaling Toward Kilo-Core Processors with Asymmetric High-Radix Topologie. *19th IEEE International Symposium on High Performance Computer Architecture (HPCA 2013)*, February 2013, pp. 496-507.
- D. Fick, R. Dreslinski, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, M. Liu, M. Wieckowski, G. Chen, T. Mudge, D. Blaauw, S. Sylvester. Centip3De: A Cluster-Based NTC Architecture With 64 ARM Cortex-M3 Cores in 3D Stacked 130nm CMOS. *IEEE Journal of Solid-State Circuits*, Vol. 48, No. 1, January 2013, pp. 104-117.

## 2012

- A. Sethia, S. Mahlke, G. Dasika, T. Mudge. A Customized Processor for Energy Efficient Scientific Computing. *IEEE Transactions on Computers*, vol. 61, no. 12, December 2012, pp. 1711-1723.
- A. Gutierrez, J. Pusdesris, R. Dreslinski, T. Mudge. Lazy Cache Invalidation for Self-Modifying Codes. *The International Conference on Compilers, Architecture and Synthesis for Embedded Systems (Cases 2012)*, October 2012, pp. 151-160.
- R. Dreslinski, T. Manville, K. Sewell, R. Das, N. Pinckney, S. Satpathy, D. Blaauw, D. Sylvester, T. Mudge. XPoint Cache: Scaling Existing Bus Based Coherence Protocols for 2D and 3D Many-Core

Systems. *The International Conference on Parallel Architectures and Compilation Techniques (PACT 2012)*, September 2012, pp. 75-85.

- R. Dreslinski, D. Fick, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski, G. Chen, T. Mudge, D. Sylvester and D. Blaauw. "Centip3De: A 64-Core, 3D Stacked, Near-Threshold System" *HotChips*, August 2012, pp. 380-403.
- R. Dreslinski, K. Sewell, S. Satpathy, T. Manville, N. Pinckney, G. Blake, M. Cieslak, R. Das, T. Wenisch, D. Sylvester, D. Blaauw, T. Mudge. "Swizzle Switch: A Self-Arbitrating High-Radix Crossbar for NoC Systems" *HotChips*, August 2012, pp. 380-403.
- R. Dreslinski, B. Giridhar, N. Pinckney, D. Blaauw, D. Sylvester, T. Mudge. Reevaluating Fast Dual-Voltage Power Rail Switching Circuitry. *2012 Workshop on Duplicating, Deconstructing and Debunking (WDDD)*, June 2012, pp. 1-7.
- P. Tandon, J. Chang, R. Dreslinski, P. Ranganathan, T. Mudge, T.F. Wenisch. PicoServer Revisited: On the Profitability of Eliminating Intermediate Cache Levels. *2012 Workshop Duplicating, Deconstructing and Debunking (WDDD)*, June 2012, pp. 1-10.
- N. Pinckney, R. Dreslinski, K. Sewell, D. Fick, D. Blaauw, D. Sylvester, T. Mudge. Limits of Voltage-Scaled Parallel Architectures to Combat Dark Silicon. *2012 Workshop on Dark Silicon (DaSi)*, June 2012.
- K. Sewell, R. Dreslinski, T. Manville, S. Satpathy, N. Pinckney, G. Blake, M. Cieslak, R. Das, T. Wenisch, D. Sylvester, D. Blaauw, T. Mudge. Swizzle-Switch Networks for Many-Core Systems. *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 2, no. 2, June 2012, pp. 278-294.
- S. Satpathy, R. Das, R. Dreslinski, T. Mudge, D. Sylvester, D. Blaauw. High Radix Self-Arbitrating Switch Fabric with Multiple Arbitration Schemes and Quality of Service. *Proc. of the ACM/IEEE Design Automation Conference (DAC)*, San Francisco, CA, June 2012, pp. 406-411.
- S. Seo, R. Dreslinski, M. Who, Y. Park, C. Charkrabari, S. Mahlke, D. Blaauw, T. Mudge. Process Variation in Near-Threshold Wide SIMD Architectures. *Proc. of the ACM/IEEE Design Automation Conference (DAC)*, San Francisco, CA, June 2012, pp. 980-987.
- N. Pinckney, K. Sewell, R. Dreslinski, D. Fick, T. Mudge, D. Sylvester, D. Blaauw. Assessing the Performance Limits of Parallelized Near-Threshold Computing. *Proc. Of the ACM/IEEE Design Automation Conference (DAC)*, San Francisco, CA, June 2012, pp. 1143-1148.
- J. Chang, K. Lim, T. Mudge, P. Ranganathan, D. Roberts, M. Shah. A Limits Study of Benefits from Nanostore-Based Future Data-Centric System Architectures. *ACM International Conference on Computing Frontier (CF' 12)*, May 2012, pp.33-42.
- D. Fick, R. Dreslinski, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski, G. Chen, T. Mudge, D. Sylvester, D. Blaauw. Centip3De: A 3930 DMIPS/W Configurable Near-Threshold 3D Stacked System with 64 ARM Cortex-M3 Cores. *IEEE International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, February 2012, pp.190-191.
- S. Satpathy, R. Dreslinski, T. Manville, D. Sylvester, T. Mudge, D. Blaauw. A 4.5Tb/s 3.4Tb/sW 64x64 Switch Fabric with Self-Updating Least Recently Granted Priority and Quality of Service Arbitration in 45nm CMOS. *IEEE International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, February 2012, pp. 478-479.

---

## 2011

- A. Gutierrez, R. Dreslinski, A. Saidi, C. Emmons, N. Paver, T. Wenisch, T. Mudge. Full-System Analysis and Characterization of Interactive Smartphone Applications. *IEEE International Symposium on Workload Characterization (IISWC-2011)*, Austin, TX, USA, November 6-8, 2011.

- G. Dasika, A. Sethia, T. Mudge, S. Mahlke. PEPSC: A Power-Efficient Processor for Scientific Computing. *20<sup>th</sup> Int. Conf. on Parallel Architectures and Compilation Techniques (PACT)*, Galveston Island, TX, October 2011, pp 101-110.
- C. Yang, Y. Emre, C. Chakrabarti, and T. Mudge. Flexible product code-based ECC schemes for MLC Nand FLASH memories. *IEEE Workshop on Signal Processing Systems (SiPS 2011)*, Beirut, Lebanon, October 4-7 2011.
- D. Fick, R. Dreslinski, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wiekowski, G. Chen, T. Mudge, D. Sylvester, and D. Blaauw. Design and Implementation of Centip3De, a 7-layer Many-Core System. *Proc. of the ACM/IEEE Design Automation Conference (DAC)*, San Francisco, CA, June 2011. **[Winner DAC/ISSCC Student Design Contest]**
- S. Satpathy, R. Dreslinski, T. Ou, D. Sylvester, T. Mudge, D. Blaauw. SWIFT: A 2.1Tb/s 32×32 Self-Arbitrating Manycore Interconnect Fabric. *Symposia on VLSI Technology and Circuits*. Kyoto, Japan, June 2011. **[Winner in the 11<sup>th</sup> Annual International VLSI Symposium Low Power Contest]**
- M. Woh, S. Satpathy, R. Dreslinski, D. Kershaw, D. Sylvester, D. Blaauw, and T. Mudge. Low Power Interconnects for SIMD Computers. *Proc. Design, Automation and Test in Europe (DATE11)*, Grenoble, France, March 2011, pp 600-605.
- A. Hormati, M. Samadi, M. Woh, T. Mudge, and S. Mahlke. Sponge: Portable Stream Programming on Graphics Engines, *16th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-XVI)*, Newport Beach, March 2011, pp. 381-392.
- G. Blake, R. G. Dreslinski, T. Mudge. Bloom Filter Guided Transaction Scheduling. *Proc. 17<sup>th</sup> IEEE Int. Symp. on High Performance Computer Architecture (HPCA-17)*, San Antonio, TX, Feb. 2011, pp. 75-86.

---

## 2010

- T. Kgil, D. Roberts, T. Mudge. PicoServer: Using 3D Stacking Technology To Build Energy Efficient Servers. In *Three-Dimensional Integrated Circuit Design*, (Eds.) Y. Xie, J. Cong, S. Sapatnekar, Kluwer Hardcover, ISBN: 978-1-4419-0783-7, 2010, pp. 219-260.
- M. Woh, S. Seo, C. Chakrabarti, S. Mahlke and T. Mudge. An Ultra Low Power SIMD Processor for Wireless Communications. *Proc. of the Asilomar Conference on Signals, Systems and Computers*, Nov. 2010.
- G. Chen, D. Sylvester, D. Blaauw, and T. Mudge. Yield-driven Near-threshold SRAM Design. *IEEE Trans. on VLSI Systems*, Nov. 2010, pp. 1590-1598.
- G. Dasika, M. Woh, S. Seo, N. Clark, T. Mudge, and S. Mahlke. Mighty-Morphing Power-SIMD. *Proc. 2010 Int. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems (CASES'10)*, Scottsdale, AZ, Oct. 2010, pp. 67-75.
- H. Lee, C. Chakrabarti, and T. Mudge. A Low Power DSP for Wireless Communications. *IEEE Trans. on VLSI Systems*, vol. 18, no. 9., Sep. 2010, pp. 1310-1322.
- G. Dasika, A. Sethia, V. Robby, T. Mudge, and S. Mahlke. MEDICS: Ultra-Portable Processing for Medical Image Reconstruction. *19th Int. Conf. on Parallel Architectures and Compilation Techniques (PACT '10)*, Vienna, Austria, Sep. 2010, pp. 181-192.
- S. Seo, R. Dreslinski, M. Woh, C. Chakrabarti, S. Mahlke, T. Mudge. Diet SODA: A Power-Efficient Processor for Digital Cameras, *Int. Symp. on Low Power Electronics and Design - 2010 (ISLPED)*, Aug. 2010, pp. 79-94.

- T. Mudge. Challenges And Opportunities For Extremely Energy-efficient Processors. *IEEE MICRO*, July/ Aug 2010, pp. 20-22.
- G. Blake, R. Dreslinski, T. Mudge K. Flautner. Evolution of Thread-Level Parallelism in Desktop Applications, *37th Int. Symp. on Computer Architecture (ISCA)*, St. Malo, France, June 2010, pp. 302-313.
- M. Shah, P. Ranganathan, J. Chang, N. Tolia, D. Roberts, T. Mudge. Data Dwarfs: Motivating a Coverage Set for Future Large Data Center Workloads, Poster at the *Architectural Concerns in Large Datacenters Workshop held with the 37th Int. Symp. on Computer Architecture*, St. Malo, France, June 2010.
- S. Satpathy, Z. Foo, B. Giridhar, R. Dreslinski, D. Sylvester, T. Mudge, D. Blaauw. A 1.07 Tbit/s 128×128 Swizzle Network for SIMD Processors, *IEEE Symp. on VLSI Circuits (VLSI-Symp)*, Honolulu, June 2010, pp. 81-82.
- M. Wieckowski, R. Dreslinski, T. Mudge, D. Blaauw, and D. Sylvester. Circuit design advances for ultra-low power sensing platforms. *Proc. SPIE*, vol. 7679, 76790W, doi:10.1117/12.850720, April 2010, pp. 1-7.
- A. Hormati, Y. Choi, M. Woh, M. Kudlur, R. Rabbah, T. Mudge, and S. Mahlke. MacroSS: Macro-SIMDization of Streaming Applications. *15th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-XV)*, Pittsburgh, March 2010, pp. 285-296.
- K. Lim, J. Chang, J. Santos, Y. Turner, T. Mudge, P. Ranganathan, S. Reinhardt, T. Wenisch. Hypervisor-based Prototyping of Disaggregated Memory and Benefits of VM Consolidation, Poster at the *15th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-XV)*, Pittsburgh, March 2010.
- R. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge. Near-threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits. *Proc. IEEE*, vol. 98, no. 2, Feb. 2010, pp 253-256.
- M. Woh, S. Mahlke, T. Mudge, and C. Chakrabarti. Mobile Supercomputers for the Next-Generation Cell Phone. *Computer*, vol. 43, no. 1, Jan. 2010, pp. 93-97.
- T. Mudge. Guest Editor's Introduction: Top Picks From The Computer Architecture Conferences Of 2009. *IEEE MICRO Top Picks Issue*, vol. 30, no. 1 Jan. 2010, pp. 8-11.
- M. Woh, S. Seo, S. Mahlke, T. Mudge, C. Chakrabarti, and K. Flautner. AnySP: Anytime Anywhere Anyway Signal Processing. *IEEE MICRO*, vol. 30, no. 1 Jan. 2010, pp. 81-91. **[Top Pick: selected as one of the 12 best papers in computer architecture for 2009]**

---

## 2009

- Y. Lin, M. Woh, S. Seo, C. Chakrabarti, S. Mahlke, and T. Mudge. Baseband Processing Architectures for SDR. *The Digital Signal Processing Handbook, Second Edition - 3 Volume Set*, 2<sup>nd</sup> Edition, CRC Press, Ed: V. Madiseti, Catalog No. 45636, Chapter 21, Nov. 2009, pp. 1-18.
- G. Dasika, A. Sethia, T. Mudge and S. Mahlke. Low Power Scientific Computing. *2009 Workshop on New Directions in Computer Architecture*. Held in conjunction with 42nd Annual IEEE/ACM Int. Symp. on Microarchitecture, New York, NY, Dec. 2009, pp 7-8.
- R. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, T. Mudge. Overcoming Moore's Curse: Techniques for Powering Large Transistor Counts in Sub-Micron Technologies. *2009 Workshop on New Directions in Computer Architecture*. Held in conjunction with 42nd Annual IEEE/ACM Int. Symp. on Microarchitecture, New York, NY, Dec. 2009, pp 20-21.
- G. Blake, R. Dreslinski, and T. Mudge. Proactive Transaction Scheduling for Contention Management. *Proc 42nd Annual IEEE/ACM Int. Symp. on Microarchitecture*, New York, Dec. 2009, pp.156-167.

- G. Blake, R. Dreslinski, T. Mudge. A Survey of Multicore Processors. *IEEE Signal Processing Magazine: Special Issue on Signal Processing on Platforms with Multiple Cores: Part 1 - Overview and Methodology*, vol. 26, no. 6, Nov. 2009, pp. 26-37.
- A. Hormati, Y. Choi, M. Kudlur, R. Rabbah, T. Mudge, and S. Mahlke. Flexstream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures. *Parallel Architectures and Compilation Techniques (PACT)*, Sep. 2009, pp. 214-223.
- M. Woh, Y. Lin, S. Seo, S. Mahlke, T. Mudge. Analyzing the Next Generation Software Defined Radio for Architectures. *Jour. Signal Processing Systems (JSPS)*, Springer New York, doi:10.1007/s11265-009-0402-z, Publish online, 26<sup>th</sup> Aug. 2009, 12 pp.
- R. Dreslinski, D. Fick, D. Blaauw, D. Sylvester, T. Mudge. Reconfigurable Multicore Server Processors for Low Power Operation. *SAMOS IX Workshop*, Greece, July 2009, pp 247-254.
- S. Seo, M. Woh, S. Mahlke, T. Mudge, S. Vijay, and C. Chakrabarti. Customizing Wide-SIMD Architectures for H.264. *Int. Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS IX)*, Greece, July 2009, pp.172-179.
- R. Dreslinski, M. Wiecekowsky, D. Blaauw, D. Sylvester, and T. Mudge. Near Threshold Computing: Overcoming Performance Degradation from Aggressive Voltage Scaling. *Workshop on Energy-Efficient Design (WEED 2009)*, held at 36th Int. Symp. on Computer Architecture, Austin, TX, June, 2009, pp. 44-49.
- A. Saidi, N. Binkert, S. Reinhardt, T. Mudge. End-To-End Performance Forecasting: Finding Bottlenecks Before They Happen. *36th Int. Symp. on Computer Architecture (ISCA)*, Austin, TX, June, 2009, 361-370.
- M. Woh, S. Seo, S. Mahlke, T. Mudge, C. Chakrabarti, and K. Flautner. AnySP: Anytime Anywhere Anyway Signal Processing. *36th Int. Symp. on Computer Architecture (ISCA)*, Austin, TX, June, 2009, pp. 128-139. **[Top Pick: selected as one of the 12 best papers in computer architecture for 2009]**
- K. Lim, J. Chang, T. Mudge, P. Ranganathan, S. Reinhardt, T. Wenis. Disaggregated Memory for Expansion and Sharing in Blade Servers. *36th Int. Symp. on Computer Architecture (ISCA)*, Austin, TX, June, 2009, pp. 267-278.
- D. Roberts, T. Kgil, and T. Mudge. Integrating NAND Flash Devices Onto Servers. *Comm. ACM, Research Highlights*, vol. 52, no. 4, April 2009, pp. 98-103.
- J. Ringenber and T. Mudge. SuiteSpecks and SuiteSpots: A Methodology for the Automatic Conversion of Benchmarking Programs into Intrinsically Checkpointed Assembly Code. *2009 IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS)*, Boston, April 2009, pp. 227-237.
- D. Roberts, T. Kgil, and T. Mudge. Using Non-Volatile Memory to Save Energy in Servers. *Proc. Design, Automation and Test in Europe (DATE09)*, Nice France, April 2009, pp. 743-748.
- Y. Choi, Y. Lin, N. Chong, S. Mahlke, and T. Mudge. Stream Compilation for Real-time Embedded Multicore Systems. *Proc. 2009 Int. Symp. on Code Generation and Optimization (CGO)*, March 2009, pp. 210-220.
- K. Sewell, T. Mudge, and S. Reinhardt. EXtreme Virtual Pipelining (XVP): Moving Towards Scalable Multithreaded Processors, Wild and Crazy Ideas (WACI), *16th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-XV)*, Washington DC, March 2009.
- K. Lim, P. Ranganathan, J. Chang, C. Patel, T. Mudge, S. Reinhardt. Server Designs for Warehouse Computing Environments. *IEEE MICRO*, vol. 29, no. 1, Jan. 2009, pp. 41-49. **[Top Pick: selected as one of the 12 best papers in computer architecture for 2008]**

---

2008

- S. Das, D. Roberts, D. Blaauw, D. Bull, and T. Mudge. Architectural Techniques For Adaptive Computing. In *Adaptive Techniques for Dynamic Processor Optimization*, (Eds.) A. Wang, and S. Naffziger, ISBN 978-0-387-76471-9, Springer Publishing Company, July 2008, pp.175-204.
- M. Woh, Y. Lin, S. Seo, S. Mahlke, T. Mudge, C. Chakrabarti, R. Bruce, D. Kershaw, A. Reid, M. Wilder, and K. Flautner. From SODA to Scotch: The Evolution of a Wireless Baseband Processor. *41st IEEE/ACM Int. Symp. on Microarchitecture (MICRO)*, Lake Como, Italy, Nov. 2008, pp. 152-163. [Best Paper]
- R. Dreslinski, G. Chen, T. Mudge, D. Blaauw, D. Sylvester, and K. Flautner. Reconfigurable Energy Efficient Near Threshold Cache Architectures. *41st IEEE/ACM Int. Symp. on Microarchitecture (MICRO)*, Lake Como, Italy, Nov. 2008, pp. 459-470.
- T. Kgil, A. Saidi, N. Binkert, S. Reinhardt, K. Flautner, and T. Mudge. PicoServer: Using 3D Stacking Technology To Build Energy Efficient Servers. *ACM Journal on Emerging Technologies in Computing Systems (JETC)*, vol. 4, no. 4, article 16, Oct. 2008, 33 pp.
- Y. Lin, Y. Choi, S. Mahke, T. Mudge, and C. Chakrabarti. A parameterized dataflow language extension for embedded streaming systems. *Int. Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS VIII)*, Greece, July 2008, pp. 10-17.
- E. Ozer, R. Dreslinski, T. Mudge, S. Biles, and K. Flautner. Energy-efficient simultaneous thread fetch from different cache levels in a soft real-time SMT processor. *M. Berekovic, N. Dimopoulos, and S. Wong (Eds.): SAMOS VIII Workshop*, Greece, July 2008, LNCS 5114, Springer-Verlag Berlin Heidelberg 2008, pp. 12-22.
- T. Kgil, D. Roberts, T. Mudge. Improving NAND Flash based disk caches. *35th Int. Symp. on Computer Architecture (ISCA)*, Beijing, China, June, 2008, pp. 327-338.
- K. Lim, P. Ranganathan, J. Chang, C. Patel, T. Mudge, S. Reinhardt. Understanding and designing new server architectures for emerging warehouse-computing environments. *35th Int. Symp. on Computer Architecture*, Beijing, China, June, 2008, pp. 315-326. [Top Pick: selected as one of the 12 best papers in computer architecture for 2008]
- D. Roberts, N. S. Kim, and T. Mudge. On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology. *Jour. Microprocessors and Microsystems*, vol. 32, issue 5-6, April 2008, pp. 244-253.
- A. Saidi, N. Binkert, T. N. Mudge, and S. K. Reinhardt. Full System Critical Path Analysis. *2008 IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS)*, April 2008, pp. 63-74.
- M. Woh, Y. Lin, S. Seo, T. Mudge, and S. Mahlke. Analyzing the scalability of SIMD for the next generation software defined radio. *33rd Int. Conf. on Acoustics, Speech, and Signal Processing (ICASSP)*. Las Vegas, April 2008, pp. 5388-5391.
- C. Tokunaga, D. Blaauw, and T. Mudge. True Random Number Generator with a Metastability-based Quality Control. *IEEE Jour. Solid-State Circuits*, vol. 43, no. 1, Jan. 2008, pp. 78-85.

---

## 2007

- G. Chen, D. Blaauw, T. Mudge, D. Sylvester, and N. Kim. Yield-Driven Near-Threshold SRAM Design. *Proc. IEEE/ACM Int. Conf. on Computer Aided Design (ICCAD)*, Nov. 2007, pp. 660-666.
- S. Seo, T. Mudge, Y. Zhu, and C. Chakrabarti. Design and Analysis of LDPC Decoders for Software Defined Radio. *2007 IEEE Workshop on Signal Processing Systems (SiPS 2007)*, Shanghai, China, Oct. 2007, pp. 210-215.
- Y. Lin, M. Kudlur, S. Mahlke, and T. Mudge. Hierarchical Coarse-grained Stream Compilation for Software Defined Radio. *Proc. Conf. Compiler and Architecture Support for Embedded Systems (CASES'07)*, Salzburg, Austria, Oct. 2007, pp. 115-124.

- D. Roberts, R. Dreslinski, E. Karl, T. Mudge, D. Sylvester, and D. Blaauw. When Homogeneous becomes Heterogeneous: Wearout Aware Task Scheduling for Streaming Applications. *Workshop on Operating System Support for Heterogeneous Multicore Architectures (OSHMA)*, Romania, Sep. 2007, pp. 5-13.
- R. Dreslinski, B. Zhai, T. Mudge, D. Blaauw, and D. Sylvester. An Energy Efficient Parallel Architecture Using Near Threshold Operation. *16th Int. Conf. on Parallel Architectures and Compilation Techniques (PACT)*, Romania, Sep. 2007, pp. 175-188.
- B. Zhai, R. Dreslinski, D. Blaauw, T. Mudge, and D. Sylvester. Energy Efficient Near-threshold Chip Multi-processing. *Int. Symp. on Low Power Electronics and Design - 2007 (ISLPED)*, Aug. 2007, pp. 32-37. **[Best Paper Nomination]**
- D. Roberts, N. S. Kim, and T. Mudge. On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology. *10th EUROMICRO Conf. on Digital System Design Architectures, Methods and Tools. DSD 2007*, Lübeck, Germany, Aug. 2007, pp. 570-578.
- G. Blake and T. Mudge. Duplicating and Verifying LogTM with OS Support in the M5 Simulator. *Workshop on Duplicating, Deconstructing, and Debunking (WDD)*, held in conjunction with the Int. Symp. on Computer Architecture (ISCA-34), San Diego, CA, June 2007, pp. 23-31.
- R. Dreslinski, A. Saidi, T. Mudge, and S. Reinhardt. Analysis of hardware prefetching across virtual page boundaries. *ACM Int. Conf on Computing Frontiers*, Italy, May 2007, pp. 13-22.
- M. Woh, S. Seo, H. Lee, Y. Lin, S. Mahlke, T. Mudge, C. Chakrabarti, and K. Flautner. Next Generation Challenge for Software Defined Radio. *S. Vassiliadis et al. (Eds.): SAMOS VII Workshop*, Greece, July 2007, LNCS 4599, Springer-Verlag Berlin Heidelberg, pp. 343–354. **[Best Paper]**
- C. Tokunaga, D. Blaauw, T. Mudge. True random number generator with a metastable-based quality control. *Int. Solid-State Circuits Conf. (ISSCC)*, Feb. 2007, pp. 404-405.
- Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke, T. Mudge, C. Chakrabarti, K. Flautner. SODA: A High-Performance DSP Architecture for Software-Defined Radio. *IEEE MICRO Top Picks Issue*, Jan/Feb. 2007, pp. 114-123.

---

## 2006

- T. Kgil S. D. Souza A. Saidi N. Binkert, R. Dreslinski S. Reinhardt, K. Flautner, and T. Mudge. PicoServer: Using 3D stacking technology to enable a compact energy efficient chip multiprocessor. *12th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-XII)*, Nov. 2006, pp. 117-128.
- Y. Lin, R. Mullenix, M. Woh, S. Mahlke, T. Mudge, A. Reid, and K. Flautner. SPEX: A programming language for software defined radio. *Proc. 2006 SDR Technical Conf.*, Orlando, FL, Nov. 2006, Section 2.3, 6 pp.
- H. Lee, C. Chakrabati and T. Mudge. Reducing idle mode power in software defined radio terminals. *Int. Symp. on Low Power Electronics and Design - 2006 (ISLPED)*, Tegernsee, Germany, Oct., 2006, pp. 101-106.
- T. Kgil, and T. Mudge. FlashCache: A NAND Flash memory file cache for low power web servers. *Proc. Conf. Compiler and Architecture Support for Embedded Systems (CASES'06)*, Seoul, S. Korea, Oct. 2006, pp. 103-112.
- Y. Lin, S. Mahlke, T. Mudge, C. Chakrabarti, A. Reid, and K. Flautner. Design and implementation of Turbo decoders for software defined radio. *IEEE 2006 Workshop on Signal Processing Systems (SiPS'06)*, Banff, Canada, Oct. 2006, pp. 22 - 27.
- Y. Lin, H. Lee, M. Woh, Y. Harel, S. Mahlke, T. Mudge, C. Chakrabarti, K. Flautner. SODA: A low-power architecture for software radio. *Proc. 33rd Ann. Int. Symp. on Computer Architecture*, Boston, MA USA, June 2006, pp. 89-101. **[Top Pick: selected as one of the 12 best papers in computer architecture for 2006]**

- E. Karl, D. Sylvester, D. Blaauw, and T. Mudge. Reliability modeling and management in dynamic microprocessor-based systems. *Proc. of the ACM/IEEE Design Automation Conference (DAC)*, San Francisco, CA, June 2006, pp. 1057-1060.
- S. Plaza, I. Kountanis, Z. Andraus, V. Bertacco, T. Mudge. Advances and insights into parallel SAT solving. *Int. Workshop on Logic and Synthesis (IWLS)*, June 2006, pp. 188-194.
- A. Jerraya, and T. Mudge. Guest editorial: Concurrent hardware and software design for multiprocessor SoC. *ACM Trans. on Embedded Computing Systems*, vol. 5, no. 2, May 2006, pp. 259-262.
- S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, T. Mudge, K. Flautner. A self-tuning dynamic voltage scaled processor using delay-error detection and correction. *IEEE Int. Conf. on Integrated Circuit Design and Technology (ICICDT '06)*, Padova, Italy, May 2006, pp. 211-214.
- S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, K. Flautner, T. Mudge. A self-tuning DVS processor using delay-error detection and correction. *IEEE Jour. Solid-State Circuits*, vol. 41, no. 4, April 2006, pp. 792-804.

---

## 2005

- Y. Lin, H. Lee, Y. Harel, M. Woh, N. Baron, S. Mahlke, T. Mudge, and K. Flautner. A system solution for high-performance, low-power SDR. *Proc. 2005 SDR Technical Conf.*, Anaheim, CA, Nov. 2005, 6 pp.
- H. Lee, Y. Lin, Y. Harel, M. Woh, S. Mahlke, T. Mudge, and K. Flautner. Software defined radio—A high performance embedded challenge. *Proc. 1st Int. Conf. High Performance Embedded Architectures and Compilers (HiPEAC'05)*, Barcelona, Spain, Nov. 2005. (Eds.) T. Conte, N. Navarro, W. W. Hwu, M. Valero, T. Ungerer. Lecture Notes in Computer Science, Springer-Verlag GmbH, vol. 3793, 2005, pp. 6-26.
- D. Oehmke, N. Binkert, T. Mudge, and S. Reinhardt. How to fake 1000 registers. *Proc. 38th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-36)*, Nov. 2005, pp. 7-18. **[Best Paper Nomination]**
- N. S. Kim, T. Kgil, K. Bowman, V. De, and T. Mudge. Total power-optimal pipelining and parallel processing under process variations in nanometer technology. *Proc. Int. Conf. of Computer Aided Design (ICCAD-2005)*, Nov. 2005, pp. 535-540.
- N. S. Kim, D. Blaauw, and T. Mudge. Quantitative analysis and optimization techniques for on-chip cache leakage power. *IEEE Trans. VLSI*, vol. 13, no. 10, Oct. 2005, pp. 1147-1156.
- H. Lee, and T. Mudge. A dual processor solution for the MAC layer of a software defined radio terminal. *Proc. Conf. Compiler and Architecture Support for Embedded Systems (CASES'05)*, Sep. 2005, CA, pp. 257-265.
- T. Mudge. Introduction to the special issue of the *IEEE Trans. Computers* on Energy Efficient Computing, vol. 54, no. 6, June 2005, pp. 641-641.
- W. Shi, H.-H. Lee, G. Gu, M. Ghosh, L. Falk, and T. Mudge. Intrusion tolerant and self-recoverable network service system using security enhanced chip multiprocessors. *Proc. of the 2nd Int. Conf. on Autonomic Computing*, Seattle, Washington, June 2005.
- S. Das, S. Pant, D. Roberts, S. Lee, D. Blaauw, T. Austin, T. Mudge, and K. Flautner. Razor: A self-tuning DVS processor using delay-error detection and correction. *2005 Symposium on VLSI Circuits*, Kyoto, Japan, June 2005, pp. 258-261.
- R. Bai, N. S. Kim, D. Sylvester, and T. Mudge. Total leakage optimization strategies for multi-level caches. *ACM/IEEE Great Lakes Symposium on VLSI*, 2005, pp. 381-384.
- D. Roberts, T. Austin, D. Blaauw, and T. Mudge. Error analysis for the support of robust voltage scaling. *Proc. 6th Int. Symp. on Quality Electronic Design (ISQED)*, March 2005, pp. 65-70.



- J. Ringenberg, C. Pelosi, D. Oehmke, and T. Mudge. Intrinsic checkpointing: A methodology for decreasing simulation time through binary modification, *Proc. of the IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS)*, March 2005, Austin, TX, pp. 78-88.
- A. Cheng, G. Tyson, T. Mudge. PowerFITS: Reduce Dynamic and Static I-cache power using application specific instruction set synthesis. *Proc. of the IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS)*, March 2005, Austin, TX, pp. 32-41.
- R. Bai, Nam Sung Kim, T. Mudge, and D. Sylvester. Power-performance trade-offs in nanometer-scale multi-level caches considering total leakage. *Proc. Design, Automation and Test in Europe (DATE05)*, Munich, March 2005, pp. 650-651.
- H. Kaul, D. Sylvester, D. Blaauw, T. Mudge, and T. Austin. DVS for on-chip bus designs based on timing error correction. *Proc. Design, Automation and Test in Europe (DATE)*, Munich, March 2005, pp. 80-85.
- T. Austin, V. Bertacco, D. Blaauw, and T. Mudge. Opportunities and challenges for better than worst-case design. *Proc. Asia South Pacific Design Automation Conf. (ASP-DAC)*, Shanghai, China, vol. 1, Jan. 2005, pp. 1/2-1/7.

## 2004

- D. Ernst, S. Das, S. Lee, D. Blaauw, T. Austin, T. Mudge, N. S. Kim, and K. Flautner. Razor: circuit-level correction of timing errors for low-power operation. *IEEE MICRO*, vol. 24, no. 6, Nov./Dec. 2004, pp.10-20. [Best Paper][Top Pick: selected as one of the best papers in computer architecture for 2006 from the top conferences of SDH/4 – Micro-36, HPCA 10, ISCA 31, PACT 2004, ASPLOS XI]
- Y. Lin, N. Baron, H. Lee, S. Mahlke, and T. Mudge. A programmable vector coprocessor architecture for wireless applications. *Proc. 3rd Workshop on Application Specific Processors (WASP)*, in conjunction with the *Int. Conf. on Hardware/Software Codesign and System Synthesis (CODES+ISSS)*, Stockholm, Sweden, Sep. 2004, pp. 103-110.
- T. Kgil, L. Falk, and T. Mudge. ChipLock: Support for Secure Microarchitectures. *Proc. Workshop on Architectural Support for Security and Anti-virus (WASSA)*, in conjunction with the *11th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-XI)*, Boston, MA, Oct. 2004, pp. 130-139.
- N. Kim, K. Flautner, D. Blaauw, and T. Mudge. Single Vdd and single Vt super-drowsy techniques for low-leakage high-performance instruction caches. *Proc. of the Int. Symp. on Low Power Electronics and Design (ISLPED)*, Newport Beach, CA, Aug. 2004, pp. 54-57.
- S. Lee, T. Austin, D. Blaauw, and T. Mudge. Reducing pipeline energy demands with local DVS and dynamic retiming. *Proc. of the Int. Symp. on Low Power Electronics and Design (ISLPED)*, Newport Beach, CA, Aug. 2004, pp. 319-324.
- N. Kim, T. Kgil, V. Bertacco, T. Austin, and T. Mudge. Microarchitectural power modeling techniques for deep sub-micron microprocessors. *Proc. of the Int. Symp. on Low Power Electronics and Design (ISLPED)*, Newport Beach, CA, Aug. 2004, pp. 212-217.
- S. Lee, S. Das, V. Bertacco, T. Austin, D. Blaauw, and T. Mudge. Circuit-aware architectural simulation. *Proc. of the ACM/IEEE Design Automation Conference (DAC)*, San Diego, CA, June 2004, pp. 305-310.
- A. Cheng, G. Tyson, and T. Mudge. FITS: Framework-based instruction-set tuning synthesis for embedded application specific processors. *Proc. of the ACM/IEEE Design Automation Conference (DAC)*, San Diego, CA, June 2004, pp. 920-923.
- T. Austin, D. Blaauw, S. Mahlke, and T. Mudge, and C. Chakrabati, and W. Wolf. Mobile Supercomputers. *Computer*, vol. 37, no. 5, May 2004, pp. 81-83.
- A. Cheng, G. Tyson, and T. Mudge. FITS: Increasing code density for embedded systems with a cost-effective 16-bit ISA synthesis technique. *2nd IEEE/ACM Workshop on Optimizations for DSP and*

*Embedded Systems (ODES)*, in conjunction with the *Int. Symp. on Code Generation and Optimization (CGO)*, San Jose, CA, Mar. 2004.

- T. Austin, D. Blaauw, T. Mudge, and K. Flautner. Making Typical Silicon Matter with Razor. *Computer*, vol. 37, no. 3, Mar. 2004, pp. 57-65.
- N. Kim, K. Flautner, D. Blaauw, and T. Mudge. Circuit and microarchitectural techniques for reducing cache leakage power. *IEEE Trans. VLSI*, vol. 12, no. 2, Feb. 2004, pp. 167-184.

## 2003

- N. Kim, T. Austin, D. Blaauw, T. Mudge, K. Flautner, J. Hu, M. Irwin, M. Kandemir, N. Vijaykrishnan. Leakage Current: Moore's Law Meets Static Power. *Computer*, vol. 36, no. 12, Dec. 2003, pp. 68-75.
- J. Ringenberg, D. Oehmke, T. Austin, and T. Mudge. SimpleDSP: A Fast and Flexible DSP Processor Model. *5th Workshop on Media and Streaming Processors (MSP5)* in conjunction with the *36th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-36)*, Dec. 2003.
- D. Ernst, N. Kim, S. Das, S. Pant, T. Pham, R. Rao, C. Ziesler, D. Blaauw, T. Austin, T. Mudge, and K. Flautner. Razor: A low-power pipeline based on circuit-level timing speculation. *36th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-36)*, Dec. 2003, pp. 7-18. **[Best paper]**
- N. Kim, D. Blaauw, and T. Mudge. Leakage power optimization techniques for ultra deep sub-micron multi-level caches. *Proc. Int. Conf. of Computer Aided Design (ICCAD-2003)*, San Jose, CA, Nov. 2003, pp. 627-632.
- N. Kim, T. Mudge, and R. Brown. A 2.3Gb/s fully integrated and synthesizable AES Rijndael core. *Proc. IEEE Custom Integrated Circuits Conf. (CICC)*, Sep. 2003, pp. 193-196.
- N. Kim and T. Mudge. Microarchitecture for a low power register file with reduced register ports. *Proc. of the Int. Symp. on Low Power Electronics and Design (ISLPED)*, Seoul, Korea, Aug. 2003, pp. 384-389.
- N. Kim and T. Mudge. Reducing register ports using delayed write-back queues and operand pre-fetch. *Proc. of the Int. Supercomputing Conf.*, San Francisco, CA, June 2003, pp. 172-182.
- G. Gao and T. Mudge. Special Issue on Compilers, Architecture, and Synthesis for Embedded Systems. *ACM Trans. Embedded Computer Systems*, vol. 2, no. 2, May 2003.

## 2002

- K. Flautner and T. Mudge. Vertigo: Automatic performance-setting for Linux. *Proc. of the 5th Operating Systems Design and Implementation (OSDI)*, Dec. 2002, pp. 105-116.
- D. Blaauw, S. Martin, T. Mudge, K. Flautner. Leakage current reduction in VLSI systems. *Jour. of Circuits, Systems, and Computers*, 11(6), 2002, pp. 621-636.
- N. Kim, K. Flautner, D. Blaauw, and T. Mudge. Drowsy instruction caches: Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction. *35th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-35)*, Nov. 2002, pp. 219-230.
- S. Martin, K. Flautner, D. Blaauw, and T. Mudge. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. *Proc. Int. Conf. of Computer Aided Design (ICCAD-2002)*, San Jose, CA, Nov. 2002, pp. 721-725. **[International Conference on Computer-Aided Design's Ten Year Retrospective Most Influential Paper Award in 2012]**

- K. Flautner, S. Reinhardt, and T. Mudge. Automatic performance setting for dynamic voltage scaling. *ACM Jour. Wireless Networks*, vol. 8, no. 5, Sep. 2002, pp. 507-520.
- K. Flautner, N. Kim, S. Martin, D. Blaauw, T. Mudge. Drowsy Caches: Simple techniques for reducing leakage power. *Proc. of the 29th Ann. Int. Symp. on Computer Architecture*, Anchorage Alaska, May 2002, pp. 148-157.
- N. Kim, T. Austin, and T. Mudge. Low-energy data cache using sign compression and cache line bisection. 2nd Annual Workshop on Memory Performance Issues (WMPI). In conjunction with the 29th Ann. Int. Symp. on Computer Architecture, Anchorage Alaska, May 2002, pp.

---

## 2001

- N. Kim, T. Austin, T. Mudge, and D. Grunwald. Challenges for architectural level power modeling. in *Power Aware Computing*, (Eds.) R. Melhem and R. Graybill, Kluwer Academic Publishers: Boston, MA, 2001.
- M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown. MiBench: A free, commercially representative embedded benchmark suite. *IEEE 4th Annual Workshop on Workload Characterization*, held in conjunction with *34th Ann. IEEE/ACM Symp. Microarchitecture*, Austin, TX, Dec. 2001, pp. 3-14.
- V. Cuppu, B. Jacob, B. Davis, and T. Mudge. High-performance DRAMs in workstation environments. *IEEE Trans. Computers*, vol. 50, no. 11, Nov. 2001, pp. 1133-1153.
- K. Flautner, S. Reinhardt, and T. Mudge. Automatic performance setting for dynamic voltage scaling. *Proc. 7th Ann. Int. Conf. On Mobile Computing and Networking (MOBICOM)*, Rome, Italy, July 2001, pp. 260-271.
- A. Eden, J. Ringenberg, S. Sparrow, and T. Mudge. Hybrid myths in branch prediction. *Proc. 5th World Multiconference on Systemics, Cybernetics and Informatics (SCI 2001) and the 7th Int. Conf. on Information Systems Analysis and Synthesis (ISAS 2001)*, vol. XIV, Comp.Sci. & Engineering, Orlando, FL, July 2001, pp. XIV 74-81.
- M. Postiff, D. Greene, S. Raasch, and T. Mudge. Integrating superscalar processor components to implement register caching. *Proc. 15th ACM Int. Conf. On Supercomputing (ICS'01)*, Sorrento, Italy, June 2001, pp. 348-357.
- B. Jacob and T. Mudge. Uniprocessor virtual memory without TLBs. *IEEE Trans. Computers*, vol. 50, no. 5, May 2001, pp. 482-499.
- T. Mudge. Power: A first class design constraint. *Computer*, vol. 34, no. 4, April 2001, pp. 52-57.

---

## 2000

- T. Mudge. Power: A first class design constraint for future architectures. *Proc. 7th Int. Conf. on High Performance Computing - HiPC*, (Springer Lecture Notes in Computer Science), Dec. 2000, Bangalore, India, pp. 215-224.
- M. Postiff, D. Greene, and T. Mudge. The store-load address table and speculative register promotion. *33rd Ann. IEEE/ACM Symp. Microarchitecture (MICRO-33)*, Dec. 2000, pp. 235-244.
- D. Van Campenhout, T. Mudge, and J. P. Hayes. Collection and analysis of microprocessor design errors. *IEEE Design & Test*, 17(4), Oct.-Dec., pp. 51-60.
- K. Flautner, S. Reinhardt, and T. Mudge. Thread-level parallelism and interactive performance of desktop applications. *9th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-IX)*, Nov. 2000, pp. 129-138.

- B. Davis, B. Jacob, and T. Mudge. The new DRAM interfaces: SDRAM, RDRAM and variants. 3rd Int. Symp. High Performance Computing, Lecture Notes in Computer Science, M. Valero, K. Joe, M. Kitsuregawa, and H. Tanaka, Editors, vol. 1940, Publ: Springer, Tokyo, Japan, Oct. 2000, pp. 26-31.
- B. Davis, T. Mudge, and B. Jacob. DDR2 and low latency variants. Proc. Memory Wall Workshop. In conjunction with the 26th Ann. Int. Symp. Computer Architecture, May 2000.
- A. Eden, B. Joh, T. Mudge. Web latency reduction via client-side prefetching. Proc. 2000 IEEE Int. Symp. on Performance Analysis of Systems & Software (ISPASS-2000), Austin, TX, April 2000, pp. 193-200.
- K. Flautner, R. Uhlig, S. Reinhardt, and T. Mudge. Thread level parallelism of desktop applications. Proc. Workshop on Multi-threaded Execution, Architecture and Compilation (MTEAC2000). In conjunction with the 6th Int. Symp. on High Performance Computer Architecture (HPCA-6), Toulouse France, Jan. 2000.
- C. Lefurgy, E. Piccininni, T. Mudge. Reducing code size with run-time decompression. Proc. of the 6th Int. Symp. on High-Performance Computer Architecture, Jan. 2000, pp. 218-227.

### 1999

- R. Uhlig and T. Mudge. Trace-driven memory simulation: A survey. in Performance Evaluation: Origins and Directions. Eds. G. Haring, C. Lindemann, and M. Reiser Lecture Notes in Computer Science, Springer-Verlag, 1999, pp. 97-139.[pdf file] [Abridged from ACM Computing Surveys, vol. 29, no. 2, June 1997, pp. 128-170.]
- D. Van Campenhout, T. Mudge, and J. P. Hayes. Error simulation with conditional error models. Proc. 4th IEEE Int. High Level Design Validation and Test Workshop, La Jolla CA, Nov. 1999, pp. 198-205.
- C. Lefurgy, E. Piccininni, T. Mudge. Evaluation of a high-performance code compression method. Proc. of the 32nd Ann. Symp. on Microarchitecture, Nov. 1999, pp. 93-102.
- M. Postiff, G. Tyson, T. Mudge. Performance limits of trace caches. Jour. Instruction Level Parallelism, Oct. 1999.
- C. Lefurgy, T. Mudge. Fast software-managed code decompression. 2nd Int. Workshop on Compiler and Architecture Support for Embedded Systems (CASES99), Oct. 1999, pp. 139-143.
- D. Van Campenhout, T. Mudge, and J. P. Hayes. High-level test generation for design verification of pipelined microprocessors. Proc. of the 36th ACM/IEEE Design Automation Conf., New Orleans, June 1999, pp. 185-188.
- V. Cuppu, B. Jacob, B. Davis, T. Mudge. A performance comparison of contemporary DRAM architectures. Proc. of the 26th Ann. Int. Symp. Computer Architecture, May 1999, pp. 222-233.
- D. Van Campenhout, T. Mudge, and K. Sakallah. Timing verification of sequential dynamic circuits. IEEE Trans. Computer-Aided Design, vol. 18, no. 5, May 1999, pp. 645-658.
- K. Flautner, G. Tyson, and T. Mudge. MIRVSim: a high level simulator integrated with the MIRV compiler. Computer Architecture News, vol. 27, no. 1, March 1999, pp. 43-46. Condensed from Proc. 3rd Workshop on Interaction Between Compilers and Computer Architecture (INTERACT-3) at the 8th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), Oct. 1998.
- H. Al-Asaad, J. Hayes, T. Mudge. Modeling and detecting control errors in microprocessors. Int. IEEE Conf. on DYnamic CONTROL Systems (DYCONS-99).

### 1998

- A. Eden, and T. Mudge. The YAGS branch predictor. 31th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-31), Dec. 1998, pp. 69-77.

- C. Lefurgy, and T. Mudge. Code compression for DSP. 2nd Int. Workshop on Compiler and Architecture Support for Embedded Systems (CASES98), 3(4), Dec. 1998.
- D. Van Campenhout, T. Mudge, and J. P. Hayes. High-level test generation for design verification of pipelined microprocessors. Proc. 3rd IEEE Int. High Level Design Validation and Test Workshop, La Jolla CA, Nov. 1998, pp.1-8.
- D. Van Campenhout, H. Al-Asaad, J. P. Hayes, T. Mudge, and R. Brown. High-level design verification of microprocessors via error modeling. ACM Trans. on Design Automation of Electronic Systems, 3(4), Oct. 1998, pp. 581-599.
- D. Van Campenhout, T. Mudge, and J. P. Hayes. Evaluation of design error models for verification testing of microprocessors. Proc. IEEE 1st Int. Workshop on Microprocessor Test and Verification, Washington DC, Oct. 1998.
- B. Jacob, and T. Mudge. A look at several memory management units, TLB-refill mechanisms, and page table organizations. 8th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), San Jose CA, Oct. 1998, pp. 295-306.
- K. Flautner, G. Tyson, and T. Mudge. MIRVSim: a high level simulator integrated with the MIRV compiler. Proc. 3rd Workshop on Interaction Between Compilers and Computer Architecture (INTERACT-3). In conjunction with the 8th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), Oct. 1998.
- D. Burger, G. Tyson, T. Austin, J. Smith, and T. Mudge. Alcohol Content vs. Flavor: A Case Study. Zymurgy Magazine. Oct. 1998.
- M. Postiff, D. Greene, G. Tyson, and T. Mudge. The limits of instructions level parallelism in SPEC95 applications. Proc. 3rd Workshop on Interaction Between Compilers and Computer Architecture (INTERACT-3). In conjunction with the 8th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), Oct. 1998.
- K. Flautner and T. Mudge. Introspective computers. Proc. Wild and Crazy Ideas Session. In conjunction with the 8th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), Oct. 1998.
- B. Jacob, and T. Mudge. Virtual memory in contemporary microprocessors. Micro, vol. 18, no. 4, pp. 60-75. July/Aug. 1998.
- C-C. Lee, I-C. Chen, and T. Mudge. Design and performance evaluation of global history dynamic branch predictors. Proc. World Multiconference on Systemics Cybernetics and Informatics, SCI98, (and, the 4th International Conference on Information Systems Analysis and Synthesis - ISAS98), vol. 2, Orlando, FL, July 1998, pp. 664-671.
- B. Jacob, and T. Mudge. Virtual memory: Issues of implementation. Computer, vol. 31, no. 6, pp. 33-43. June 1998.
- R. Brown, B. Bernhardt, M. LaMacchia, J. Abrokwhah, P. Parakh, T. Basso, S. Gold, S. Stetson, C. Gauthier, D. Foster, B. Crawforth, T. McQuire, K. Sakallah, R. Lomax, T. Mudge. Overview of complementary GaAs technology for high-speed VLSI circuits. IEEE Trans. VLSI, vol. 6, no. 1, March 1998, pp. 47-51.

---

## 1997

- C. Lee, I. Chen, T. Mudge. *"The bi-mode branch predictor"*, 30th Annual IEEE/ACM Symposium on Microarchitecture. December 1997, pp. 4-13.
- M. Kelley, M. Postiff, T. Strong, R. Brown, and T. Mudge. A complementary GaAs 32-bit multiply-accumulate unit. 31st Asilomar Conference on Signals, Systems, and Computers, Nov. 1997, pp. 1507-1511.

- H. Al-Asaad, D. Van Campenhout, J. Hayes, T. Mudge. High-level design verification of microprocessors via error modeling. Proc. IEEE Int. Workshop on High Level Design Validation and Test, Nov. 1997, pp. 194-201.
- C. Lee, I. Chen, and T. Mudge. The bi-mode branch predictor. 29th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-29), Dec. 1997, pp. 4-13.
- C. Lefurgy, P. Bird, I-C. Cheng, T. Mudge. Improving code density using compression techniques. 29th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-29), Dec. 1997, pp. 194-203.
- O. Olukotun, T. Mudge, R. Brown. Multilevel optimization of pipelined caches. IEEE Trans. Computers, vol. 46, no. 10, Oct. 1997, pp. 1093-1102.
- I-C. Chen, C-C. Lee, and T. Mudge. Instruction prefetching using branch prediction information. Int. Conf. Computer Design 97, Oct. 1997, pp. 593-601.
- I-C. Chen, C-C. Lee, M. Postiff, and T. Mudge. Design optimization for high-speed per-address two-level branch predictors. Int. Conf. Computer Design 97, Oct. 1997, pp. 88-96.
- James Dundas and Trevor Mudge. Improving data cache performance by pre-executing instructions under a cache miss. Proc. 1997 ACM Int. Conf. on Supercomputing, July 1997, pp. 68-75. **[Selected for the International Conference on Supercomputing 25<sup>th</sup> Anniversary Issue 1987-2011]**
- R. Uhlig and T. Mudge. Trace-driven memory simulation: A survey. ACM Computing Surveys, vol. 29, no. 2, June 1997, pp. 128-170.
- B. Davis, C. Gauthier, P. Parakh, T. Basso, C. Lefurgy, R. Brown, and T. Mudge. Impact of MCMs on high performance processors. Proc. ASME Advances in Electronic Packaging 97 vol. 1 (EEP-vol. 19-1), June 1997, pp. 863-868.
- B. L. Jacob and T. Mudge. Software-managed address translation. Proc. 3rd Symp. High Performance Computer Architecture, San Antonio, TX, Feb. 1997, pp. 156-167.
- R. Uhlig, D. Nagle, T. Mudge and S. Sechrest. Trap-driven memory simulation with Tapeworm II. ACM Trans. Modeling and Computer Simulation (TOMACS), vol. 7, no. 1, Jan. 1997, pp. 7-41.

## 1996

- T. Mudge. Strategic directions in computer architecture. ACM Computing Surveys, vol. 28, no. 4, Dec. 1996, pp. 671-678. Also available online to Surveys subscribers via the URL <http://www.acm.org/pubs/contents/journals/surveys/1996-28/#4>
- R. Brown, T. Basso, P. Parakh, S. Gold, C. Gauthier, R. Lomax, and T. Mudge. Complementary GaAs technology for a GHz microprocessor. Tech. Digest of the GaAsIC Symp., Nov. 1996, pp. 313-316.
- D. Van Campenhout, T. Mudge, and K. Sakallah. Timing verification of sequential domino circuits. Proc. Int. Conf. CAD, Dec. 1996, pp. 127-132.
- J. Pierce and T. Mudge. Wrong path instruction prefetching. 29th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-29), Dec. 1996, pp. 165-175.
- B. L. Jacob and T. Mudge. Support for nomadism in a global environment. Workshop on Object Replication and Mobile Computing, San Jose, CA, Oct., 1996. Electronic document.
- B. L. Jacob and T. Mudge. The trading function in action. Proc. 7th ACM SIGOPS European Workshop, Connemara, Ireland, Sep. 1996, pp. 241-247.
- D. Van Campenhout, T. Mudge, and K. Sakallah. Timing verification of sequential domino circuits. Proc. TechCon 96, Sep. 1996, available as an electronic document to members of Semiconductor Research Corp.

- I-C. Cheng, J. Coffey, and T. Mudge. Analysis of Branch Prediction via Data Compression. 7th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), Oct. 1996, pp. 128-137.
  - R. Brown, J. Hayes, and T. Mudge. Rapid prototyping & evaluation of high-performance computers. Proc. Conf. Experimental Research in Computer Systems, NSF Experimental Systems, Ed. L. Snyder, Washington DC, June 1996, pp. 159-168.
  - T. Mudge. Position paper: NSF Workshop on Critical Issues in Computer Architecture Research, May 1996. Electronic document
  - Trevor Mudge. Panel report: "How can computer architecture researchers avoid becoming the society for irreproducible results?" Computer Architecture News, vol. 24, no. 1, March 1996, pp. 1-5.
  - B. Jacob, P. Chen, S. Silverman, T. Mudge. An analytical model for designing memory hierarchies. IEEE Trans. Computers, vol. 45, no. 10, Oct. 1996, pp. 1180-1194.
  - Michael Golden and Trevor Mudge. A comparison of two common pipeline structures. Institution of Electrical Engineers Proc.-E, Computers and Digital Techniques, vol. 143, no. 3, May 1996.
  - S. Sechrest, C-C. Lee, T. Mudge. Correlation and aliasing in dynamic branch predictors. Proc. of the 23rd Ann. Int. Symp. Computer Architecture, May 1996, pp. 22-32.
- 

## 1995

- S. Sechrest, C-C. Lee, T. Mudge. The role of adaptivity in two-level branch prediction. 28th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-28), Dec. 1995, pp. 264-270.
  - J. Pierce, M. D. Smith, and T. Mudge. Instrumentation tools. in Fast Simulation of Computer Architectures (T. M. Conte and C. E. Givarc, eds.), Kluwer Academic Publishers: Boston, MA, 1995, pp. 47-86.
  - T. J. Stanley and T. Mudge. A parallel genetic algorithm for multi-objective microprocessor design. Proc. of ICGA-95: 6th Int. Conf. Genetic Algorithms, July 1995, pp. 597-604.
  - R. Uhlig, D. Nagle, T. Mudge, S. Sechrest, and J. Emer. Instruction fetching: Coping with code bloat. Proc. of the 22nd Ann. Int. Symp. Computer Architecture, June 1995, pp. 345- 356.
  - K. Sakallah, T. Burks, and T. Mudge. Critical paths in circuits with level-sensitive latches. IEEE Trans. VLSI Systems, vol. 3, no. 2, June 1995, pp. 273-291.
  - Brian Davis and Trevor Mudge. A Verilog preprocessor for representing datapath components. Proc. 4th Int. Verilog HDL Conf., Mar. 1995, pp. 90-98.
  - T. J. Stanley and T. N. Mudge. A systematic approach to multi-objective computer architecture optimization. 1995 Conf. Advanced Research in VLSI, March 1995, pp. 286-300.
- 

## 1994

- D. Nagle, R. Uhlig, T. Stanley, T. Mudge, S. Sechrest and R. Brown. Design trade-offs for software-managed TLBs. ACM Trans. Computer Systems, vol. 12, no. 3, Aug. 1994, pp. 175-205.
- Michael Golden and Trevor Mudge. A comparison between two pipeline organizations. 27th Ann. IEEE/ACM Symp. Microarchitecture (MICRO-27), Dec. 1994, pp. 153-161.
- R. Uhlig, D. Nagle, T. Mudge, and S. Sechrest. Trap-driven simulation with Tapeworm II. 6th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), Oct. 1994, pp. 132-144.
- M. Upton, T. Huff, T. Mudge, and R. Brown. Resource allocation in a high clock rate microprocessor. 6th Int. Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS-VI), Oct. 1994, pp. 98-109.

- D. Nagle, R. Uhlig, T. Mudge, and S. Sechrest. Kernel-based memory simulation. ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems, May 1994, pp. 286-287.
- Jim Pierce and Trevor Mudge. The effect of speculative execution on cache performance. IPPS 94, Int. Parallel Processing Symp., Cancun Mexico, Apr. 1994, pp. 172-179.
- D. Nagle, R. Uhlig, T. Mudge, and S. Sechrest. Optimal allocation of on-chip memory for multiple-API operating systems. Proc. of the 21st Ann. Int. Symp. Computer Architecture, Apr. 1994, pp. 358-369.
- Jim Pierce and Trevor Mudge. IDtrace - A tracing tool for i486 simulation. MASCOTS, Jan.- Feb. 1994, pp. 419-420.

### 1993

- T. Stanley, M. Upton, P. Sherhart, T. Mudge, R. B. Brown. A microarchitectural performance evaluation of a 3.2 GB/s microprocessor bus. The Ann. ACM/IEEE Int. Symp. Microarchitecture, MICRO-26, Austin, TX, Dec. 1993, pp. 31-40.
- R. Brown, M. Upton, A. Chandna, T. Huff, T. Mudge, and R. Oettel. Gallium arsenide process evaluation based on a RISC microprocessor example. IEEE Jour. Solid-State Circuits, vol. 28, no. 10, Oct. 1993, pp. 1030-1037.
- K. Sakallah, T. Mudge, T. Burks, and E. Davidson. Synchronization of pipelines. IEEE Trans. CAD of IC's and Systems, vol. 12, no. 8, Aug. 1993, pp. 1132-1146.
- T. Huff, M. Upton, T. Mudge, R. Brown. The Aurora project. Record of Hot Chips V, Aug. 1993, pp. 3.2.1 - 3.2.12.
- D. Nagle, R. Uhlig, T. Stanley, T. Mudge, S. Sechrest and R. Brown. Design tradeoffs for software-managed TLBs. Proc. of the 20th Ann. Int. Symp. Computer Architecture, May 1993, pp. 27-38.
- A. Kayssi, T. Mudge, and K. Sakallah. The impact of signal transition time on path delay computation. IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing, vol. 40, no. 5, May 1993, pp. 302-309.
- T. Huff, M. Upton, P. Sherhart, P. Barker, R. McVay, T. Stanley, R. Brown, R. Lomax, T. Mudge, and K. Sakallah. A high performance GaAs microprocessor. Proc. IEEE Laser and Optics Soc. Sarnoff Symp., Princeton, Mar. 1993, no page no.
- M. Upton, T. Huff, P. Sherhart, P. Barker, R. McVay, T. Stanley, R. Brown, R. Lomax, T. Mudge, and K. Sakallah. A 160,000 transistor GaAs microprocessor. Int. Solid-State Circuits Conf. Digest of Technical Papers, vol. 36, Feb. 1993, pp. 92-93.

### 1992

- R. Brown, P. Barker, A. Chandna, T. Huff, R. Lomax, T. Mudge, K. Sakallah, P.J. Sherhart, R. Uhlig, and M. Upton. GaAs RISC processors. GaAs IC Symp., Miami, Oct. 1992, pp. 81-84.
- R. Brown, A. Chandna, T. Huff, R. Lomax, T. Mudge, R.Oettel, and M. Upton. Compound semiconductor device requirements for VLSI. Proc. 19th Int. Symp. GaAs and Related Compounds, (Institute of Physics Conf. Series No. 129), Karuizawa, Japan, Oct. 1992, pp. 857-862.
- T. Burks, K. Sakallah, and T. Mudge. Critical paths through level-sensitive latches. Int. Conf. CAD, Nov. 1992, pp. 137-141.
- R. Brown, A. Chandna, T. Hoy, T. Huff, D. Johnson, R. Lomax, T. Mudge, D. Nagle, O. Olukotun, K. Sakallah, R. Uhlig, and M. Upton. Synthesis and verification of a GaAs microprocessor from a Verilog hardware description. Proc. Open Verilog Int. User Group Meeting, Mar. 1992, pp. 85-93.
- T. Burks, K. Sakallah, and T. Mudge. Multi-phase retiming using minTc. TAU 92: 1992 ACM/SIGDA W/shop Timing Issues in the Specification and Synthesis of Digital Systems, Princeton Univ., Mar. 1992, 10 pp.



- O. Olukotun, T. Mudge, and R. Brown. Performance optimization of pipelined primary caches. Proc. 19th Ann. Int. Symp. Computer Architecture, May 1992, pp. 181-190.
- A. Kayssi, K. Sakallah, R. Brown, R. Lomax, T. Mudge, and T. Huff. Impact of MCMs on system performance optimization. 1992 IEEE Int. Symp. Circuits and Systems, vol. 2 of 6, San Diego, CA, May 1992, pp. 919-922.
- R. Clapp and T. Mudge. Parallel language constructs for efficient parallel processing. Proc. Hawaii Int. Conf. System Sciences, Jan. 1992, pp. 230-241.
- K. Sakallah, T. Mudge, and O. Olukotun. Analysis and design of latch-controlled synchronous digital circuits. IEEE Trans. CAD of ICs and Systems, vol. 11, no. 3, Mar. 1992, pp. 322-333.
- A. Ladd, T. Mudge, and O. Olukotun. Measuring process migration effects using an MP simulator. Scalable Shared Memory Multiprocessors, Ed. M. Dubois and S. Thakkar, Kluwer Academic Publ., 1992, pp. 97-129.

### 1991

- K. Sakallah, T. Mudge, T. Burks, and E. Davidson. Optimal clocking of circular pipelines. Proc. Int. Conf. Computer Design: VLSI in Computers and Processors, Oct. 1991, pp. 642-646.
- A. Kayssi, K. Sakallah, R. Brown, R. Lomax, T. Mudge, and T. Huff. Impact of MCMs on system performance. 1991 Multichip Module Workshop, University of California, Santa Cruz, March 1991, pp. 58-65.
- O. Olukotun, T. Mudge, and R. Brown. Implementing a cache for a high-performance GaAs microprocessor. Proc. of the 18th Ann. Int. Symp. Computer Architecture, May 1991, pp. 138-147.
- O. Olukotun, R. Brown, R. Lomax, T. Mudge, and K. Sakallah. Multilevel optimization in the design of a high-performance GaAs microcomputer. IEEE Jour. Solid-State Circuits, vol. 16, no. 5, May 1991, pp. 763-767.
- T. Mudge, R. Brown, W. Birmingham, J. Dykstra, A. Kayssi, R. Lomax, O. Olukotun, and K. Sakallah. The design of a micro-supercomputer. Computer, Jan. 1991, pp. 57-64.
- T. Mudge, R. Brown, W. Birmingham, J. Dykstra, A. Kayssi, R. Lomax, O. Olukotun, and K. Sakallah. The design of a GaAs micro-supercomputer. Proc. Hawaii Int. Conf. System Sciences, Jan. 1991, pp. 421-432.

### 1990

- K. Sakallah, T. Mudge, and O. Olukotun. checkTc and minTc: Timing verification and optimal clocking of synchronous digital circuits. Proc. of IEEE Int. Conf. Computer-Aided Design, Nov. 1990, pp. 552-555.
- K. Sakallah, T. Mudge, and O. Olukotun. Optimal clocking of synchronous systems. TAU 90: 1990 ACM Int. Workshop Timing Issues in the Specification and Synthesis of Digital Systems, Aug. 1990 pp. 21.
- O. Olukotun and T. Mudge. Hierarchical gate array routing on a hypercube multiprocessor. Jour. of Parallel and Distributed Computing, 1990, pp. 313-324.
- K. Sakallah, T. Mudge, and O. Olukotun. Analysis and design of latch-controlled synchronous digital circuits. Proc. of the 27-th ACM/IEEE Design Automation Conf., June 1990, pp. 111-117. **Nominated for best paper.**
- R. Clapp, T. Mudge, and J. Smith. Performance of parallel loops using alternative cache consistency protocols on a non-bus multiprocessor. Cache and Interconnect Architectures in Multiprocessors, Ed. M. Dubois and S. Thakkar, Kluwer Academic Publ., 1990, pp. 131-152.

- R. Clapp and T. Mudge. ADA performance issues. *Ada Letters*, vol. X, no. 3, Winter 1990, Chapters 1, 2, 3, 4, 5, 6, and 8.
  - R. Clapp, T. Mudge, and D. Winsor. Cache coherence requirements for interprocess rendezvous. *Int. Jour. of Parallel Programming*, vol. 9, no. 1, Jan. 1990, pp. 31-51.
  - R. Volz, T. Mudge, G. Linstrom. Report On The Embedded AI Languages Workshop, The University of Michigan, Ann Arbor MI, January 1990, pp. 34.
- 

**1989**

- J. Hayes and T. Mudge. Hypercube supercomputers. *Proc. of the IEEE*, vol. 77, no. 12, Dec. 1989, pp. 1829-1841.
  - G. Buzzard and T. Mudge. Short-latency routing for hypercube multiprocessors. *Proc. 4th Conf. Hypercubes, Concurrent Computers & Applications*, vol. I, Mar. 1989, pp. 285-291.
  - R. Clapp and T. Mudge. A parallel language for a hypercube multiprocessor. *Proc. 4th Conf. Hypercubes, Concurrent Computers & Applications*, vol. I, Mar. 1989, pp. 515-522.
  - P. Gottschalk, J. Turney, and T. Mudge. Efficient recognition of partially visible objects using a logarithmic complexity matching technique. *The Int. Journal of Robotics Research*, vol. 8, no. 6, Dec. 1989, pp. 110-130.
  - R. Clapp and T. Mudge. Ada on a hypercube. *Ada Letters*, Mar.- Apr. 1989, pp. 118 - 128.
  - R. Volz, T. Mudge, G. Buzzard, and P. Krishnan. Translation and execution of distributed Ada programs: Is it still Ada? *IEEE Trans. Software Engineering*, vol. 15, no. 3, Mar. 1989, pp. 281-292.
- 

**1988**

- R. Volz, T. Mudge, and A. Naylor. Wanted: A new generation of software manufacturing. *Standards and Information Technology and Industrial Control*, (Eds.) N. Malagardis and T. Williams, North-Holland, Amsterdam 1988, pp. 153-168.
  - P. Gottschalk and T. Mudge. Efficient encoding of local shape: Features for 3-d object recognition. *Proc. of the 1988 SPIE Cambridge Symp. Optical and Optoelectronic Engineering Intelligent Robots and Computer Vision: Seventh in a Series, SPIE*, Cambridge MA, Nov. 1988.
  - R. Clapp and T. Mudge. Ada on a hypercube. *Proc. 3rd Int. Conf. Hypercube Concurrent Computers & Applications*, Jan. 1988, pp. 399-408.
  - G. Buzzard and T. Mudge. High performance hypercube communications. *Proc. 3rd Int. Conf. Hypercube Concurrent Computers & Applications*, Jan. 1988, pp. 600-609.
  - T. Abdelrahman and T. Mudge. Parallel branch and bound algorithms. *Proc. 3rd Int. Conf. Hypercube Concurrent Computers & Applications*, Jan. 1988, pp. 1492-1499.
  - D. Winsor and T. Mudge. Analysis of bus hierarchies for multiprocessor. *Proc. of the 15th Ann. Int. Symp. Computer Architecture*, May 1988, pp. 100-107.
- 

**1987**

- T. Abdel-Rahman and T. Mudge. Parallel branch-and-bound algorithms on hypercube multiprocessors. (Abstract) *3rd SIAM Conf. Parallel Processing for Scientific Computing*, Dec. 1987.
- T. Mudge. Units of distribution for distributed Ada. *Proc. of the Int. Workshop Real-Time Ada Issues*, Ada UK and SIGAda, Devon, England, May 1987, also appears in *Ada Letters*, vol. VII, no. 6, Fall 1987, pp. 64-66.

- W. Martin, T. Wan, T. Abdel-Rahman, and T. Mudge. Monte Carlo photon transport on shared memory and distributed memory parallel processors. *The Int. Journal of Supercomputer Applications*, vol. 1, no. 3, Fall 1987, pp. 57-74.
- T. Mudge, H. Al-Sadoun, and B. Makrucki. A memory interference model for multi-processors based on semi-Markov processes. *Institution of Electrical Engineers Proc. E, Computers and Digital Techniques*, vol. 134, Part E, no. 4, July 1987, pp. 203-214.
- D. Winsor and T. Mudge. Crosspoint cache architectures. *Proc. of the 1987 Int. Conf. Parallel Processing*, Aug. 1987, pp. 266-269.
- T. Mudge, J. Hayes, and D. Winsor. Multiple bus architectures. *Computer*, June 1987, pp. 42-48.
- R. Volz and T. Mudge. Instruction level mechanisms for accurate real-time task scheduling. *IEEE Trans. Computers*, vol. C-36, no. 8, Aug. 1987, pp. 988-993.
- T. Mudge. An Analysis of hypercube architectures for image pattern recognition algorithms. Proc. of the Society of Photo-optical Instrumentation Engineers Optoelectronics and Laser Applications in Science and Engineering, Image Pattern Recognition Algorithm Implementations, Techniques, and Technology: Critical Review of Technology, SPIE vol. 755, Los Angeles CA, Jan. 1987, pp. 71-83.
- P. Gottschalk, J. Turney, and T. Mudge. Two-dimensional partially visible object recognition using efficient multidimensional range queries. *Proc. of the 1987 Int. Conf. Robotics and Automation*, Apr. 1987, pp. 380-386.
- J. Han, R. Volz, and T. Mudge. Range image segmentation and surface parameter extraction for 3-D object recognition of industrial parts. *Proc. of the 1987 Int. Conf. Robotics and Automation*, Apr. 1987, pp. 1582-1589.
- J. Hayes, R. Jain, W. Martin, T. Mudge, L. Scott, K. Shin, and Q. Stout. Hypercube computer research at The University of Michigan. *Hypercube Multiprocessors 1987*, (Ed.) M. Heath, Society for Industrial and Applied Mathematics, *Proc. of the 1986 Conf. Hypercube Multiprocessors*, pp. 382-394.
- T. Mudge, G. Buzzard, and T. Abdel-Rahman. A high performance operating system for the NCUBE. *Hypercube Multiprocessors 1987*, (Ed.) M. Heath, Society for Industrial and Applied Mathematics, *Proc. of the 1986 Conf. Hypercube Multiprocessors*, pp. 90-99.
- W. Martin, T-C. Wan, D. Poland, T. Mudge, and T. Abdel-Rahman. Monte Carlo photon transport on the NCUBE. *Hypercube Multiprocessors 1987*, (Ed. M. Heath), Society for Industrial and Applied Mathematics, *Proc. of the 1986 Conf. Hypercube Multiprocessors*, pp. 454-463.
- O. Olukotun and T. Mudge. A preliminary investigation into parallel routing on a hypercube computer. *Proc. of the 24-th Design Automation Conf.*, Miami Beach, FL, June 1987, pp. 814-820.
- R. Volz and T. Mudge. Timing issues in the distributed execution of Ada programs. *IEEE Trans. Computers*, vol. C-36, no. 4, Apr. 1987, pp. 449-459.
- T. Mudge and T. Abdel-Rahman. Architectures for robot vision. *Specialized Computer Architectures for Robotics and Automation*, (Ed.) J. Graham, Gordon and Breach Science Publ., 1987, pp. 103-149.
- T. Mudge, J. Turney, and R. Volz. Automatic generation of salient features for the recognition of partially occluded parts. *Robotica*, vol. 5, 1987, pp. 117-127.
- T. Mudge and T. Abdel-Rahman. Vision algorithms for hypercube machines. *Jour. of Parallel and Distributed Computing*, 79-94 (1987).

---

#### 1986 and earlier

- R. Clapp, T. Mudge, and R. Volz. Solutions to the N queens problem using tasking in Ada. *SIGPLAN Notices*, vol. 21, no. 12, Dec. 1986, pp. 99-110.
- R. Volz and T. Mudge. Instruction level mechanisms for accurate real-time task scheduling. *Proc. of the 1986 Real-time Systems Symp.*, Dec. 1986, pp. 209-215.

- R. Volz, T. Mudge, G. Buzzard, and P. Krishnan. Translation and execution of distributed Ada programs: Is it still Ada? *Proc. of the Society of Photo-optical Instrumentation Engineers Cambridge Symp. Advances in Intelligent Robotics Systems*, SPIE vol. 727, Cambridge MA, Oct. 1986.
- T. Mudge, J. Hayes, G. Buzzard and D. Winsor. Analysis of multiple-bus interconnection networks. *Jour. of Parallel and Distributed Computing*, 328-343 (1986).
- J. Hayes, T. Mudge, Q. Stout, S. Colley, and J. Palmer. A microprocessor-based hypercube supercomputer. *IEEE MICRO*, Oct. 1986, pp. 6-17. [Best IEEE MICRO article of 1986.] Also to appear in, *Multi-Microprocessors*, (Ed.) A. Gupta, IEEE Computer Society Press, 1987, pp. 250-260.
- J. Hayes, T. Mudge, Q. Stout, S. Colley, and J. Palmer. Architectures of a hypercube supercomputer. *Proc. of the 1986 Int. Conf. Parallel Processing*, Aug. 1986, pp. 653-660.
- R. Clapp, L. Duchesneau, R. Volz, T. Mudge, and T. Schultze. Toward real-time performance benchmarks for Ada. *Comm. of the ACM*, vol. 29, no. 8, Aug. 1986, pp. 760-778.
- J. Turney, T. Mudge and R. Volz. Solving the bin of parts problem. *Proc. of Vision '86, a Machine Vision Association of the SME Conf. and Exposition*, Detroit, MI, June 1986, pp. 4-21 thru 4-38.
- T. Mudge. The next generation of hypercube computers. *Proc. of the ARO Workshop Future Directions in Computer Architecture and Software*, May 1986, pp. 273-275.
- R. Volz, T. Mudge, A. Naylor, and B. Brosgol. Ada in a manufacturing environment. *Proc. of the Control Engineering Conf. and Exposition*, Rosemont, IL, May 1986, pp. 433-440.
- C. Antonelli, R. Volz and T. Mudge. Hierarchical decomposition and simulation of manufacturing cells using Ada. *Simulation*, 46:4, Apr. 1986, pp. 141-152.
- R. Dolezal, T. Mudge, J. Turney, and R. Volz. Determining the pose of an object. *Proc. of the Society of Photo-optical Instrumentation Engineers 2nd Int. Symp. Completed Vision for Robotics*, SPIE vol. 595, Cannes, France, Dec. 1985, pp. 68-71.
- T. Mudge. Vision algorithms for hypercube machines. *Proc. of the IEEE Workshop Computer Architecture for Pattern Analysis and Image Database Management*, Nov., 1985, pp. 225-230.
- T. Mudge and Humoud B. Al-Sadoun. A semi-Markov model for the performance of multiple-bus systems. *IEEE Trans. Computers*, vol. C-34, no. 10, Oct. 1985, pp. 934-942. [pdf of scan]
- J. Turney, T. Mudge, and R. Volz. Recognizing partially occluded parts. *IEEE Trans. Pattern Analysis and Machine Intelligence*, vol. PAMI-7, no. 4, July 1985, pp. 410-421.
- T. Mudge and Humoud B. Al-Sadoun. A semi-Markov model for the performance of multiple-bus systems. *Proc. of the 1985 Int. Conf. Parallel Processing*, Aug. 1985, pp. 521- 530.
- Humoud B. Al-Sadoun, O. Olukotun, and T. Mudge. Interconnecting off-the-shelf microprocessors. *Proc. of the National Computer Conf.*, (AFIPS Conf. Proc. Vol. 54), July 1985, pp. 175-181.
- R. Volz, T. Mudge, A. Naylor and J. Mayer. Some problems in distributing real-time Ada programs across machines. *Ada in use, Proc. of the 1985 Int. Ada Conf.*, (Eds.) J. Barnes and G. Fischer, May 1985, pp. 72-84.
- J. Turney, T. Mudge, and R. Volz. Recognizing partially hidden objects. *Proc. of the IEEE Int. Conf. Robotics and Automation*, Mar. 1985, pp. 48-54.
- G. Buzzard and T. Mudge. Object-based computing and the Ada programming language. *Computer*, Mar. 1985, pp. 11-19. Also in: *Object Oriented Computing*, (Ed.) G. Peterson, IEEE Computer Society Press 1987, pp. 115-123.
- R. Volz, T. Mudge, and J. Mayer. Some problems in distributing real time Ada programs across machines. (Abstract) *IEEE Computer Society Technical Committee Real-Time Systems Newsletter*, Feb. 1985. (Presented at the IEEE Second Workshop Real-Time Operating Systems Nov. 1984).

- P. Leonard and T. Mudge. System design for local neighborhood processing. *Proc. of the Society of Photo-optical Instrumentation Engineers Los Angeles Symp. Algorithms for Image Processing*, Jan. 1985.
- T. Mudge and J. Turney. Unifying robot arm control. *IEEE Trans. Industry Applications*, vol. IA-20, no. 6, Nov./Dec. 1984, pp. 1554-1563.
- R. Volz, T. Mudge, and D. Gal. Using Ada as a programming language for robot-based manufacturing cells. *IEEE Trans. Systems, Man and Cybernetics*, vol. SMC-14, no. 6, Nov./Dec. 1984, pp. 863-878. Also in: *Object Oriented Computing*, (Ed.) G. Peterson, IEEE Computer Society Press 1987, pp. 99-114. Also in: *Control and Programming in Advanced Manufacturing*, (Ed.) K. Rathmill, IFS Ltd. (Springer-Verlag), 1988: Bedford, UK.
- J. Turney, T. Mudge, and R. Volz. Recognizing partially hidden objects. *Proc. of the Society of Photo-optical Instrumentation Engineers Cambridge Symp. Intelligent Robots and Computer Vision*, Nov. 1984, pp. 108-113.
- C. Antonelli, R. Volz, and T. Mudge. Hierarchical decomposition and simulation of manufacturing cells. *Proc. of the 1984 Winter Simulation Conf.*, Nov. 1984, pp. 415-423.
- T. Mudge and Humoud B. Al-Sadoun. Memory interference models with variable interconnection time. *IEEE Trans. Computers*, vol. C-33, no. 11, Nov. 1984, pp. 1033-1038.
- R. Volz, T. Mudge, A. Woo, J. Turney, and D. Gal. CAD, robot programming and Ada. *Robotics and Artificial Intelligence*, (Eds.) M. Brady, L. Gerhardt and H. Davidson, *NATO Advanced Studies Institute Series, Series F: Computer and System Sciences*, vol. 11, Berlin: Springer-Verlag, 1984, pp. 229-246.
- R. Rutenbar, T. Mudge and D. Atkins. A class of cellular architectures to support physical design automation. *IEEE Trans. CAD of IC's and Systems*, vol. CAD-3, no. 4, Oct. 1984, pp. 264-278.
- T. Mudge, J. Hayes, G. Buzzard, and D. Winsor. Analysis of multiple-bus interconnection networks. *Proc. of the 1984 Conf. Parallel Processing*, Aug. 1984, pp. 228-235. Also in: *Advanced Computer Architecture*, Ed. D. Agrawal, IEEE Computer Society Press 1986, pp. 155-159.
- R. Volz and T. Mudge. Robots are (nothing more than) abstract data types. *Proc. of the SME Conf. Robotics Research: The Next 5 Years and Beyond*, (The First World Conf. Robotics Research), Aug. 1984, MS84-493, 15 pp.
- T. Mudge, J. Turney, and R. Volz. Experiments in occluded parts recognition. *Proc. of the Society of Photo-optical Instrumentation Engineers Cambridge Symp. Intelligent Robots*, SPIE vol. 449 (part 2), Nov. 1983, pp. 719-725.
- T. Mudge and T. Abdel-Rahman. Case study of a program for the recognition of occluded parts. *Proc. of the 2nd Ann. IEEE Computer Society Workshop Computer Architecture for Pattern Analysis and Image Data Base Management*, Pasadena, CA, Oct. 1983, pp. 56-60.
- R. Rutenbar, T. Mudge, and D. Atkins. Wire routing experiments on a raster pipeline Subarray Machine, *Proc. of the IEEE Int. Conf. CAD*, Sep. 1983, pp. 135-136.
- G. Buzzard and T. Mudge. Teaching assembly language programming with ZIP, a Z80 assembly language interpreter. *IEEE Trans. Education*, vol. E-26, no. 3, Aug. 1983, pp. 91-98.
- T. Mudge and T. Abdel-Rahman. Efficiency of feature dependent algorithms for the parallel processing of images. *Proc. of the Int. Conf. Parallel Processing*, Aug. 1983, pp. 369-373.
- J. Turney, T. Mudge, R. Volz, and M. Diamond. Experiments in occluded parts recognition using the generalized Hough transform. *Proc. of the Conf. Artificial Intelligence*, Oakland University, Rochester, MI, Apr. 1983.
- R. Volz, T. Mudge, and D. Gal. Using Ada as a robot system programming language. *Proc. of the 13th Int. Symp. Industrial Robots and Robots 7 Conf.*, Chicago, Apr. 1983, pp. 12-4212-57.

- T. Mudge, G. Buzzard, D. Verhaeghe, J. Hill, and D. Winsor. Object-based computer architectures. *Proc. of the 1983 Conf. Information Sciences and Systems*, The Johns Hopkins University, Mar. 1983, pp. 733-741.
- C.S.G. Lee and T. Mudge. Advanced control for multirobot assembly systems. *Proc. of the 10th Conf. Production Research and Technology*, (NSF Grantees Conf.), Detroit, MI, Feb. 1983, pp. 129-135.
- T. Mudge and B. Makrucki. An approximate queueing model for packet switched multistage interconnection networks. *Proc. of the 3rd Int. Conf. Distributed Computing Systems*, Oct. 1982, pp. 556-562.
- T. Mudge and J. Turney. Unifying robot arm control. *Proc. of the 1982 Ann. Meeting of the Industry Applications Society*, Oct. 1982, pp. 1315-1324. Also appears in: *IEEE Trans. Industry Applications*.
- T. Mudge, R. Volz, and D. Atkins. Hardware/software transparency in robotics through object level design. *Proc. of the Society of Photo-optical Instrumentation Engineers Technical Symp. West*, SPIE vol. 360, Aug. 1982, pp. 216-223.
- T. Mudge, E. Delp, L. Siegel, and H. Siegel. Image coding using the multimicroprocessor system PASM. *Proc. of the IEEE Computer Society Conf. Pattern Recognition and Image Processing*, June 1982, pp. 200-205.
- C.S.G. Lee, T. Mudge, and J.L. Turney. Hierarchical control structure using special purpose processors for the control of robot arms. *Proc. of the IEEE Computer Society Conf. Pattern Recognition and Image Processing*, June 1982, pp. 634-640. Also appears in: *Tutorial Robotics*, C.S.G. Lee, R. Gonzalez, and K. Fu, IEEE Computer Society Press, 1983, pp. 181-187.
- T. Mudge, R. Rutenbar, R. Loughheed, and D. Atkins. Cellular image processing techniques for VLSI circuit layout validation and routing. *Proc. of the 19th Ann. Design Automation Conf.*, June 1982, pp. 537-543. Also appears in: *Selected Reprints VLSI Technologies and Computer Graphics*, Henry Fuchs, IEEE Computer Society Press, 1983, pp. 484- 490.
- C.S.G. Lee, M. Chung, T. Mudge, and J. Turney. On the control of mechanical manipulators. *Proc. of the 6th Int. Federation of Automatic Control Symp. Identification and System Parameter Estimation*, June 1982, pp. 1454-1459.
- E. Delp, T. Mudge, L. Siegel, and H. Siegel. Parallel processing for computer vision. *Proc. of the Society of Photo-optical Instrumentation Engineers Technical Symp. East*, vol. 336 (Robot Vision), May 1982, pp. 161-167.
- T. Mudge and B. Makrucki. Probabilistic analysis of a crossbar switch. *Proc. of the 9th Ann. Int. Symp. Computer Architecture*, Apr. 1982, pp. 311-319.
- T. Mudge and B. Makrucki. Analysis of multistage networks with unique interconnection paths. *Proc. of the 14th Southeastern Symp. System Theory*, Apr. 1982, pp. 7-11.
- T. Mudge and B. Makrucki. Analysis of a multiport memory. *Proc. of the 16th Ann. Conf. Information Sciences and Systems*, Princeton University, Mar. 1982, pp. 639-643.
- T. Mudge and E. Delp. Special purpose architectures for computer vision. *Proc. of the 15th Hawaii Int. Conf. Systems Science*, Jan. 1982, pp. 378-387.
- T. Mudge. Special purpose VLSI processors for industrial robots. (text accompanying invited panel participation), *Proc. of the IEEE Computer Society's 5th Int. Computer Software and Applications Conf.*, Nov. 1981, pp. 270-271.
- L. Siegel, E. Delp, T. Mudge, and H. Siegel. Block truncation coding on PASM. *Proc. of the 19th Ann. Allerton Conf. Communications, Control, and Computing*, Oct. 1981, pp. 891-900.
- T. Mudge. Teaching assembly language using an assembly language interpreter. *Proc. of the 1981 National Conf. of the American Society for Engineering Education*, University of Southern California, June 1981, pp. 22-27. [Winner of the Curtis Award for best paper in the Computers in Education Division.]

- J. Turney and T. Mudge. VLSI implementation of a numerical processor for robotics. Proc. of the 27th Int. Instrumentation Symp., Indianapolis, Indiana, Apr. 1981, pp. 169-175. **[Received a Best Paper Award.]** Also presented at the Instrument Society of America Anaheim Conf., Oct., 1981.
- T. Mudge, R. Loughheed, and W. Teel. Cellular image processing techniques for checking VLSI circuit layouts. Proc. of the 15-th Ann. Conf. on Information Sciences and Systems, The Johns Hopkins University, Mar. 1981, pp. 315-320.
- T. Mudge, R. Loughheed, and W. Teel. Cellular image processing techniques for checking VLSI circuit layouts. (Abstract) Abstracts of the 1981 ACM Computer Science Conf., St. Louis, Feb. 1981, p. 29.
- T. Mudge. A course sequence in microprocessor-based digital systems design. IEEE Trans. Education, vol. E-24, no. 1, Feb. 1981, pp. 14-21. **[Honorable mention for runner-up to the best paper published in the Trans. in the year 1981.]**
- T. Mudge. Design language for asynchronous multiprocessor systems. (Abstract) Report on the Workshop on Self-Timed Systems, MIT, May 1980, p. 13.
- T. Mudge. A distributed operating system machine. Proc. of the Louisiana Computer Exposition on Distributed Systems Based on Mini and Micro Computers, University of Southwestern Louisiana, Mar. 1979, pp. 143-166.
- T. Mudge. A distributed operating system machine. Proc. of the 1979 Conf. Information Sciences and Systems, The Johns Hopkins University, Mar. 1979, pp. 472-477.
- T. Mudge. A computer architecture for parallel processing. Proc. of the 16th Ann. Allerton Conf. Communications, Control, and Computing, Oct. 1978, p. 596.
- T. Mudge. A data driven computer architecture. *Proc. of the 1978 Conf. Information Sciences and Systems*, The Johns Hopkins University, March 1978, pp. 365-370.
- J. Smith and T. Mudge. Characteristics of some augmented Petri nets. Proc. of the 14th Ann. Allerton Conf. Circuit and System Theory, Oct. 1976, pp. 606-615.
- T. Mudge. Specifying a design language for digital systems. Proc. of the 13th Ann. Allerton Conf. Circuit and System Theory, Oct. 1975, pp. 906-915.

## Service

---

### **Editorships and Committees**

- IEEE Fellows Committee 2008-9
- ACM SIGBED executive Committee, 2003-present
- ACM TECS Associate Editor, 2003-2010

### **Steering Committees**

- Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES): 2005 – present
- Embedded Systems Week (ESWeek): 2006 – present
- Int. Symp. on High Performance Computer Architecture (HPCA): 2004 - present

### **Conference General Chair**

- Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES) , Oct. 2002 (co-chair)
- Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-28), Dec. 1995

### **Program Chair**

- 13th Int. Symp. on High Performance Computer Architecture (HPCA), 2006 (co-chair)

- Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES), Nov. 2001 (co-chair)
- 24th Int. Symp. on Computer Architecture (1997), Ann Arbor, Michigan (vice-chair)
- Vice-Chair for the IPPS-94
- 21st Int. Conf. on Parallel Processing (ICPP), (co-chair)
- 11th Int. Symp. on Computer Architecture (1984), Ann Arbor, Michigan (vice-chair)

***Program Committee***

- Int. Symp. on Computer Architecture
- ISCA-33 2006; ISCA-28 2001; ISCA-26 1999; ISCA-24 1997; ISCA-23 1996; ISCA-20 1993; ISCA-18 1991; ISCA-16 1989; ISCA-15 1988; ISCA-7 1980
- Annual IEEE/ACM International Symposium on Microarchitecture
- MICRO-42 2009; MICRO-33 2000; MICRO-30 1997; MICRO-29 1996; MICRO-27 1994
- Int. Symp. on High Performance Computer Architecture
- HPCA-8 2002; HPCA-7 2001; HPCA-6 2000; HPCA-3 1996; HPCA-1 1994
- Int. Symp. on Low Power Electronics and Design (ISLPED) 2006
- Design Automation Conf. (DAC) 2005
- 5th International Conference on Supercomputing, Sorrento, Italy, June, 2001
- South African Inst. of Comp. Scientists & Info. Technologists, Ann. Res. Conf., 2000.
- Architectural Support for Programming Languages and Operating Systems IX (ASPLOS), Dec. 2000
- Advanced Research in VLSI, Sep. 1997
- 6th Ann. ACM Symp. on Parallel Algs and Archs (SPAA '94)
- Int. Symp. on High Performance Distributed Computing
- HPDC-3; HPDC-2

***Workshops***

- 4th Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC-4)
- Workshop Chairman 16th Symp. on Computer Architecture (1989), Eilat, Israel

***Workshops and Reviewing--numerous******Consulting—upon request***



**LITIGATION RELATED EXPERIENCE**

Case: Qualcomm v. Apple  
Matter: Expert for IPR Qualcomm  
Law Firm: Quinn Emanuel Urquhart  
Contact: Andrew Holmes  
Date closed:

Case: Netlist Inc. v. SK Hynix  
Matter: Expert for IPR for SK Hynix  
Law Firm: Sidley Austin  
Contact: Michael Hatcher  
Date closed:

Case: WARF v. Apple  
Matter: Expert for Validity of WARF patent  
Deposition and trial testimony  
Law Firm: Irell and Manella  
Contact: Gary Frischling  
Date closed: September 2015  
deposed  
cross examined at trial

Case: Sony v. Microlinc  
Matter: Supporting Sony in matter involving low power processor  
Law Firm: Quinn Emanuel  
Contact: Eric Huang  
Date closed: August 2013

Case: ITC (Intellectual Ventures) v. Hynix and Elpida  
Matter: Memory analysis, DRAM and FLASH  
Deposition  
Law Firm: Irell and Manella  
Contact: Brian Ledahl  
Date closed: October 2012  
deposed

Matter: Invention and patent analysis  
Law Firm: Intellectual Ventures

Contact: William Mangione-Smith  
Date closed: Not active for some time

Case: Intel vs. Optimum Processing Solutions LLC  
Law Firm: Kirkland & Ellis  
Matter: Computer architecture.  
Dates: 06/01/09 to 6/01/10

Case: Witchita Falls Power Management v. Intel  
Matter: Supporting Intel in matter involving low power processors  
Law Firm: Fish & Richardson  
Contact: Neil McNabney  
Date closed: January 2006

Case: MicroUnity v. AMD  
Matter: Supporting AMD in matter involving low power semiconductors  
Law Firm: O'Melvney & Meyers  
Date closed: Never started

Case: Paxar Corp. v. Zebra Technologies  
Matter: Supported Zebra in case involving point of sale printers  
Law Firm: Goodwin Procter - Started with Testa and Hurwitz, Boston, MA  
Responsibilities: Wrote expert report and was deposed  
Dates: 01/01/05 to 09/30/06

**Deposed**

Case: Cummins Allison v. Glory Ltd.  
Matter: Supported Glory Ltd. in patent dispute  
Responsibilities: Wrote expert report  
Law Firm: Hogan & Hartson  
Dates: 08/01/04 to 08/01/06

Case: Class Action v. Intel  
Matter: Supported Intel in a case involving Pentium processor technology  
Responsibilities: Was deposed  
Contact: Terry Frenzl  
Law Firm: Brown & Bain  
Dates: 01/01/04 – 08/01/06

**Deposed**

Case: Rockwell v.  
Law Firm: Barlit and Beck

Matter: Representing HP printers, Boise ID  
Responsibilities: Printer hardware and software  
Dates: 10/01/03 to 01/01/04

Case: Representing Iomega Corp.  
Law Firm: Hale and Dorr, Boston, MA  
Responsibilities: Expert services for network hardware.  
Dates: 09/01/99 to 12/31/02

Case: Rockwell/Allen Bradley v. employees  
Matter: Supported Rockwell in case involving network cards  
Responsibilities: Wrote expert report and was deposed  
Law Firm: Foley & Lardner  
Dates: 09/01/98 to 12/31/00

**Deposed**

Case: DEC v. Intel  
Matter: Supported Intel in patent dispute  
Responsibilities: Wrote expert report  
Law Firm: Sughrue, Mion  
Date closed: 1998

Responsibilities: Expert services for the Intel-FTC case  
Law Firm: Sughrue, Mion, Zinn, Macpeak & Sears, Washington, DC  
Dates: 08/1/98 to 09/30/98

Case: DEC vs Intel  
Law Firm: Sughrue, Mion, Zinn, Macpeak & Sears, Washington, DC  
Responsibilities: Expert services for the DEC-Intel patent infringement case.  
Dates: 08/1/97 to 01/31/98.