





US 20100258843A1

(19) **United States**(12) **Patent Application Publication**
Lidow et al.(10) **Pub. No.: US 2010/0258843 A1**(43) **Pub. Date: Oct. 14, 2010**(54) **ENHANCEMENT MODE GAN HEMT DEVICE
AND METHOD FOR FABRICATING THE
SAME**(76) Inventors: **Alexander Lidow**, Marina Del Ray,
CA (US); **Robert Beach**, La
Crescenta, CA (US); **Alana**
Nakata, Redondo Beach, CA (US);
Jianjun Cao, Torrance, CA (US);
Guang Yuan Zhao, Torrance, CA
(US)Correspondence Address:
DICKSTEIN SHAPIRO LLP
1825 EYE STREET NW
Washington, DC 20006-5403 (US)(21) Appl. No.: **12/756,960**(22) Filed: **Apr. 8, 2010****Related U.S. Application Data**(60) Provisional application No. 61/167,777, filed on Apr.
8, 2009.**Publication Classification**(51) **Int. Cl.**
H01L 29/778 (2006.01)
H01L 21/335 (2006.01)(52) **U.S. Cl. .. 257/192; 438/172; 257/194; 257/E29.246;**
257/E21.403(57) **ABSTRACT**

An enhancement-mode GaN transistor and a method of forming it. The enhancement-mode GaN transistor includes a substrate, transition layers, a buffer layer comprised of a III Nitride material, a barrier layer comprised of a III Nitride material, drain and source contacts, a gate III-V compound containing acceptor type dopant elements, and a gate metal, where the gate III-V compound and the gate metal are formed with a single photo mask process to be self-aligned and the bottom of the gate metal and the top of the gate compound have the same dimension. The enhancement mode GaN transistor may also have a field plate made of Ohmic metal, where a drain Ohmic metal, a source Ohmic metal, and the field plate are formed by a single photo mask process.








FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D




FIG. 5E




FIG. 6




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 7E




FIG. 7F




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12

ENHANCEMENT MODE GAN HEMT DEVICE AND METHOD FOR FABRICATING THE SAME

CROSS REFERENCE TO RELATED APPLICATIONS

[0001] This application claims priority from U.S. Provisional Application No. 61/167,777, filed on Apr. 8, 2009, which is hereby incorporated by reference in its entirety.

FIELD OF THE INVENTION

[0002] The present invention relates to the field of enhancement mode gallium nitride (GaN) high electron mobility transistor (HEMT) devices. In particular, the invention relates to a method and apparatus for providing an enhancement type HEMT device.

BACKGROUND OF THE INVENTION

[0003] Gallium nitride (GaN) semiconductor devices are increasingly desirable for power semiconductor devices because of their ability to carry large current and support high voltages. Development of these devices has generally been aimed at high power/high frequency applications. Devices fabricated for these types of applications are based on general device structures that exhibit high electron mobility and are referred to variously as heterojunction field effect transistors (HFET), high electron mobility transistors (HEMT), or modulation doped field effect transistors (MODFET).

[0004] A GaN HEMT device includes a nitride semiconductor with at least two nitride layers. Different materials formed on the semiconductor or on a buffer layer cause the layers to have different band gaps. The different material in the adjacent nitride layers also causes polarization, which contributes to a conductive two dimensional electron gas (2DEG) region near the junction of the two layers, specifically in the layer with the narrower band gap.

[0005] The nitride layers that cause polarization typically include a barrier layer of AlGaN adjacent to a layer of GaN to include the 2DEG, which allows charge to flow through the device. This barrier layer may be doped or undoped. Because the 2DEG region exists under the gate at zero gate bias, most nitride devices are normally on, or depletion mode devices. If the 2DEG region is depleted, i.e. removed, below the gate at zero applied gate bias, the device can be an enhancement mode device. Enhancement mode devices are normally off and are desirable because of the added safety they provide and because they are easier to control with simple, low cost drive circuits. An enhancement mode device requires a positive bias applied at the gate in order to conduct current.

[0006] In conventional enhancement mode GaN transistors, the gate metal and the p-type GaN material or p-type AlGaN material are defined by using separate photo masks. For example, FIG. 1 (prior art) shows the gate metal and gate pGaN were processed with two different photo masks. FIG. 1 illustrates a conventional enhancement mode GaN transistor device **100** which includes substrate **101** which can be either sapphire or silicon, transition layers **102**, un-doped GaN material **103**, un-doped AlGaN material **104**, source ohmic contact metal **109**, drain ohmic contact metal **110**, p-type AlGaN or p-type GaN material **105**, heavily doped p-type GaN material **106**, and gate metal **111**.

[0007] As shown in FIG. 1, the gate metal, p-type GaN, or p-type AlGaN material are defined by two separate photo

masks. The first mask is used to form the p-type GaN or p-type AlGaN, either by patterning a hard mask and selectively growing the p-type GaN or by patterning and etching the p-type GaN. The second mask is used to form the gate metal either by patterning and lifting off the gate metal or by patterning and etching the gate metal. The two mask process leads to wider gate length than photo/etch minimum CD. This causes high gate charge, wider cell pitch, and higher Rdson ("on resistance"). The conventional method of fabrication also increases manufacturing costs. Another disadvantage is that the highest electric field is located at the p-type GaN material or p-type AlGaN material gate corner toward the drain ohmic contact metal. This high electric field leads to high gate leakage current and a gate reliability risk.

[0008] It would be desirable to provide an enhancement mode GaN transistor structure with a self-aligned gate which avoids the above-mentioned disadvantages of the prior art. It would also be desirable to provide a feature to relieve the high electric field at the gate corner of the p-type GaN or AlGaN.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] FIG. 1 illustrates a cross-sectional view of a conventional enhancement mode GaN transistor.

[0010] FIG. 2 illustrates an enhancement mode GaN HEMT device formed according to a first embodiment of the present invention described herein.

[0011] FIGS. 3A-3E schematically illustrate the formation of an enhancement mode GaN HEMT device according to the first embodiment of the present invention.

[0012] FIG. 4 illustrates an enhancement mode GaN HEMT device formed according to a second embodiment of the present invention.

[0013] FIGS. 5A-5E schematically illustrate the formation of an enhancement mode GaN HEMT device according to the second embodiment of the present invention.

[0014] FIG. 6 illustrates an enhancement mode GaN HEMT device formed according to a third embodiment of the present invention.

[0015] FIGS. 7A-7F schematically illustrate the formation of an enhancement mode GaN HEMT device according to the third embodiment of the present invention.

[0016] FIG. 8 illustrates an enhancement mode GaN HEMT device formed according to a fourth embodiment of the present invention.

[0017] FIG. 9 illustrates an enhancement mode GaN HEMT device formed according to a fifth embodiment of the present invention.

[0018] FIG. 10 illustrates an enhancement mode GaN HEMT device formed according to a sixth embodiment of the present invention.

[0019] FIG. 11 illustrates an enhancement mode GaN HEMT device formed according to a seventh embodiment of the present invention.

[0020] FIG. 12 illustrates an enhancement mode GaN HEMT device formed according to an eighth embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0021] In the following detailed description, reference is made to certain embodiments. These embodiments are described with sufficient detail to enable those skilled in the art to practice them. It is to be understood that other embodi-

ments may be employed and that various structural, logical, and electrical changes may be made.

[0022] The present invention is an enhancement mode GaN HEMT device with a gate metal material and a doped GaN or AlGaIn material that are self-aligned, and a method for making such a device. The materials are patterned and etched using a single photo mask, which reduces manufacturing costs. Furthermore, a field plate at source potential is patterned and etched together with drain and source ohmic contact metal. The field plate reduces the electric field at the gate corner of this enhancement mode GaN HEMT device.

[0023] Referring to FIGS. 2 and 3A-3E, a first embodiment is now described for forming an enhancement mode GaN HEMT device with a self-aligned gate, wherein like reference numbers are used consistently for like features throughout the drawings. FIG. 2 illustrates an enhancement mode GaN HEMT device 200 formed by the method described below with respect to FIGS. 3A-3E, which has a gate metal 17 and a p-type GaN material 15 that are self-aligned. Device 200 includes a silicon substrate 11, transition layers 12, un-doped GaN buffer material 13, un-doped AlGaIn barrier material 14, p-type GaN gate layer 15, gate metal 17, dielectric material 18, drain ohmic contact 19, and source ohmic contact 20. The source metal 20 also serves as a field plate that extends over the gate and toward the drain contact. Layers 13, 14, and 15 are made of a III Nitride material. A III Nitride material can be composed of $\text{In}_x\text{Al}_y\text{Ga}_{1-x-y}\text{N}$, where $x+y \leq 1$.

[0024] FIG. 3A illustrates the EPI structure of GaN HEMT device 200a, including, from bottom up, silicon substrate 11, transition layers 12, un-doped GaN buffer material 13, un-doped AlGaIn barrier layer 14, and p-type GaN gate layer 15. The un-doped GaN buffer material 13 preferably has a thickness of about 0.5 to about 5 μm . The un-doped AlGaIn barrier layer 14 preferably has a thickness of about 50 Å to about 300 Å. The un-doped AlGaIn barrier layer 14 includes Al from about 12 to 100 percent of the metallic content of the AlGaIn material. The p-type GaN gate layer 15 may have a thickness of about 100 Å to about 2000 Å. Additionally, the p-type GaN gate layer may have a doping concentration between about 10^{18} to about 10^{21} atoms per cm^3 .

[0025] As shown in FIG. 3B, a gate metal 17 is deposited on the EPI structure shown in FIG. 3A. The gate metal 17, alternatively, can be grown at the end of EPI growth. Gate metal 17 can be made of a refractory metal or its compound, e.g., tantalum (Ta), tantalum nitride (TaN), titanium nitride (TiN), palladium (Pd), tungsten (W), tungsten silicide (WSi_2).

[0026] Subsequently, a single photo mask is used to pattern and etch the gate metal 17 and the p-type GaN gate layer 15, resulting in the structure shown in FIG. 3C. The gate metal 17 and the p-type GaN gate layer 15 are etched by any known technique, e.g., plasma etching, followed by a photoresist strip. The p-type GaN gate layer 15 can be under-etched, leaving about 0 to about 10 nm of the gate material outside of the gate region. The gate layer 15 can also be over-etched, removing about 0 to about 3 nm of the barrier layer 14 outside of the gate region. In the over-etching case, the barrier layer 14 is about 0 to about 3 nm thinner outside of the gate region than that in the gate region.

[0027] Referring now to FIG. 3D, a dielectric material 18, such as silicon nitride (Si_3N_4), is deposited. After deposition of the dielectric material 18, a contact photo mask is used to pattern and etch the dielectric material 18, followed by a photoresist strip, resulting in the structure shown in FIG. 3D.

[0028] Referring now to FIG. 3E, ohmic contact metal is deposited. Ohmic contact metal can be made of titanium (Ti), aluminum (Al), and a capping metal stack. After ohmic metal deposition, a metal mask is used to pattern and etch the ohmic contact metal, resulting in the drain ohmic contact 19 and the source ohmic contact 20, as shown in FIG. 3E. Rapid thermal anneal (RTA) is performed to form ohmic contacts to AlGaIn/GaN 2DEG. The source ohmic contact metal 20 is provided over the gate and acts as a field plate. It reduces the electric field at the corner of the p-type GaN material gate 15 closest to the drain ohmic contact 19.

[0029] In accordance with the above-described method, gate metal 17 and the p-type GaN material 15 are patterned and etched using a single photo mask and are thus automatically self-aligned. This reduces manufacturing cost. Minimum gate length can be the same as the photo/etch minimum CD, thereby minimizing gate charge. Cell pitch is reduced, thereby achieving lower $R_{\text{ds(on)}}$. Because the source ohmic contact metal 20 is used as a field plate to relieve the electric field at the p-type GaN material gate corner closest to the drain ohmic contact 19, lower gate leakage current and improved gate reliability are achieved. In addition, the field plate at source potential shields the gate from the drain bias, such that gate-drain charge (Q_{gd}) is reduced.

[0030] Referring to FIGS. 4 and 5A-5E, a second embodiment of the invention is now described. FIG. 4 illustrates an enhancement mode GaN HEMT device 200 formed by the method shown in FIGS. 5A-5E, which results in a gate metal 17, a p-type GaN gate layer 15, and a p-type AlGaIn material 21 that are self-aligned. Device 200 in FIG. 4 differs from device 200 of FIGS. 2 and 3A-3E in that it includes an additional layer, namely the layer formed of p-type AlGaIn material 21.

[0031] FIG. 5A illustrates the EPI structure, including, from bottom to top, silicon substrate 11, transition layers 12, un-doped GaN buffer material 13, un-doped AlGaIn barrier material 14, p-type AlGaIn material 21, and p-type GaN material 15. The dimensions and compositions of the various layers are similar to that of the first embodiment. The additional layer of p-type AlGaIn material 21 preferably has a thickness of about 20 Å to about 300 Å, and includes Al from about 12 to about 100 percent of the AlGaIn material.

[0032] As shown in FIG. 5B, as in the first embodiment, a gate metal 17 is deposited or grown on the EPI structure shown in FIG. 5A.

[0033] Subsequently, a single photo mask is used to pattern and etch the gate metal 17, the p-type GaN material 15, and, in this case, also the p-type AlGaIn material 21, resulting in the structure shown in FIG. 5C.

[0034] Referring to FIG. 5D, as before, a dielectric, silicon nitride (Si_3N_4), is deposited, and a contact photo mask is used to pattern and etch the dielectric material 18, followed by a photoresist strip, resulting in the structure shown in FIG. 5D.

[0035] In FIG. 5E, as before, an ohmic contact metal is deposited, and a metal mask is used to pattern and etch the ohmic contact metal, resulting in the drain ohmic contact 19 and the source ohmic contact 20, as shown in FIG. 5E. Rapid thermal anneal (RTA) is performed to form ohmic contacts to AlGaIn/GaN 2DEG.

[0036] In accordance with the above-described method, gate metal 17, the p-type GaN material 15, and the p-type AlGaIn material are patterned and etched using a single photo mask and are thus self-aligned, with the same advantages as the first embodiment.

[0037] Referring to FIGS. 6 and 7A-7F, a third embodiment of the present invention is now described. This embodiment of the invention is similar to the second embodiment described above, but in this embodiment the p-type AlGaIn material 21 extends from the gate towards a drain ohmic contact 19. The presence of the p-type AlGaIn material 21 extending from the gate towards the drain ohmic contact 19 forms a region with reduced 2DEG density. This further reduces the electric field at the gate corner and at the corner of the field plate, leading to higher breakdown voltage and reduced gate-drain charge (Q_{gd}).

[0038] FIG. 7A-7C are similar to FIGS. 5A-5C described above. However, in 7C, a photo mask is used to pattern and etch only the gate metal 17 and the p-type GaN material 15 (and not the p-type AlGaIn material 21), resulting in the self-aligned structure shown in FIG. 7C. Then, a photo mask is used to pattern and etch the p-type AlGaIn material 21 in the pattern shown in FIG. 7D, such that the p-AlGaIn material 21 extends outwardly from the gate (in the direction where the drain contacts will be formed).

[0039] Referring now to FIG. 7E, the dielectric material 18, silicon nitride (Si_3N_4), is patterned and etched as before, and in FIG. 7F, the ohmic contact metal is formed as before.

[0040] In accordance with the above-described method, gate metal 17 and the p-type GaN material 15 are self-aligned. Additionally, the presence of the p-type AlGaIn material extension from the gate towards drain contact in this embodiment further reduces the electric field at the gate corner and at the corner of the field plate, leading to higher breakdown voltage and reduced gate-drain charge (Q_{gd}).

[0041] Referring to FIG. 8, a fourth embodiment of the present invention is now described. This embodiment of the invention is similar to the first embodiment described above, except that the p-type GaN material 15 has been etched such that the bottom of the material is more than 10% wider than the top of the material, leading to sloped edges.

[0042] To achieve the sloped edges of p-type GaN material 15, the etching chemistry is modified. In a preferred embodiment, plasma etch is used and the power settings are modified to control the slope of the p-type GaN material. Thus, in accordance with the above-described method, the p-type GaN has a base that is more than 10% wider than the top. The wider base causes a longer path for electrons to travel between the gate metal 17 and the 2DEG along the pGaIn side wall. This longer path results in lower gate leakage.

[0043] Referring to FIG. 9, a fifth embodiment of the present invention is now described. This embodiment of the invention is similar to the first embodiment described above, except that the device as been etched to create a stepped gate.

[0044] The method of this embodiment follows the process in FIGS. 3A-3C. Following the step shown in FIG. 3C, the wafer is placed back in an etching machine that only etches the gate metal layer 17, without etching any other part of the device. The resulting structure, as shown in FIG. 9, has a stepped profile, which creates a longer resistance path for electrons to flow from the gate metal 17 to the 2DEG along the p-type GaN edge. This reduces the undesirable gate leakage current while maintaining all the desirable characteristics of a self-aligned structure.

[0045] Referring to FIG. 10, a sixth embodiment of the present invention is now described. This embodiment is essentially a combination of the fourth and fifth embodiments described above, and includes both a stepped gate profile and a p-type GaN material with sloped edges. The method used to

create this structure is similar to that as described above with respect to the fourth and fifth embodiments. This embodiment increases the gate current path along the gate edges, thereby reducing gate leakage current.

[0046] Referring to FIG. 11, a seventh embodiment of the present invention is now described. This embodiment is similar to the first embodiment except that the p-type GaN material 15 has a symmetric ledge next to the AlGaIn barrier. The method follows the process in FIGS. 3A-3B. Following the step shown in FIG. 3B, the self-aligned gate etch is conducted so that the etching conditions are changed during the etching process. One way of doing this is to change the temperature of the chuck upon which the wafer is placed during the etching process. A higher chuck temperature causes more polymers to be formed as a consequence of the plasma reacting with photoresist. These polymers effectively slow down the etch in close proximity to the sidewall of the gate metal thus creating a ledge. Low chuck temperatures do not produce a significant ledge, while higher temperatures produce a wide ledge. The seventh embodiment also has the benefit of the third embodiment. The p-type GaN ledge acts like the p-type AlGaIn in the third embodiment to reduce 2DEG density, reduce the electric field at the gate corner, and improve device breakdown voltage.

[0047] Referring to FIG. 12, an eighth embodiment of the present invention is now described. This embodiment is essentially a combination of the fifth and seventh embodiments described above, and includes both a stepped gate profile and a symmetric ledge. The method used to create this structure is similar to that as described above with respect to the fifth and seventh embodiments. This embodiment has the advantage of both the fifth and seventh embodiments, thereby providing a structure that reduces gate leakage current.

[0048] In a ninth embodiment, the p-GaN material 15 is formed by introducing magnesium (Mg) impurities during the growth of the top EPI layer, for example, in FIG. 3A. Magnesium is the most common impurity atom used to create acceptor-rich (p-type) GaN.

[0049] In a tenth embodiment, magnesium impurities are compensated with hydrogen resulting in a semi-insulating p-type GaN layer instead of a conducting layer. There are several advantages to having a semi-insulating gate. One of the advantages is that the leakage current between the gate and source or drain is reduced. Another advantage is that the diode that is formed between the p-type GaN and the AlGaIn has a lower forward drop than the diode formed between semi-insulating GaN and AlGaIn. In devices of this embodiment, the diode forward drop is so high that it does not significantly conduct until the 2DEG is fully enhanced (between 1V and 5V).

[0050] In an eleventh embodiment, carbon impurities are introduced during the growth of the GaN gate layer 15 and no magnesium is used. Carbon impurities have a similar impact on the electrical characteristics of the GaN gate layer as magnesium compensated with hydrogen.

[0051] In a twelfth embodiment, magnesium impurities compensated with hydrogen are used with carbon impurities. This results in a semi-insulating GaN gate with improved electrical characteristics.

[0052] The above description and drawings are only to be considered illustrative of specific embodiments, which achieve the features and advantages described herein. Modifications and substitutions to specific process conditions can

be made. Accordingly, the embodiments of the invention are not considered as being limited by the foregoing description and drawings.

1. An enhancement-mode GaN transistor comprising: a substrate, transition layers, a buffer layer comprised of a III Nitride material, a barrier layer comprised of a III Nitride material, drain and source contacts, a gate III-V compound containing acceptor type dopant elements, and a gate metal, wherein the gate III-V compound and the gate metal are formed with a single photo mask process to be self-aligned.
2. The transistor of claim 1, wherein the buffer layer is comprised of InAlGaN.
3. The transistor of claim 1, wherein the barrier layer is comprised of InAlGaN with a larger band gap than the buffer layer.
4. The transistor of claim 1, wherein the bottom of the gate metal and the top of the gate III-V compound have the same dimension, and the side walls of the gate III-V compound have an angle of about 80 to about 90 degrees.
5. The transistor of claim 1, wherein side walls of the gate III-V compound have an angle of about 30 to about 80 degrees.
6. The transistor of claim 1, wherein the gate III-V compound and the gate metal are formed with a single photo mask process to be self-aligned and the gate metal is narrower than the gate III-V compound so that there are symmetric ledges at the top of the gate compound.
7. The transistor of claim 6, wherein side walls of the gate III-V compound have an angle of about 80 to about 90 degrees.
8. The transistor of claim 6, wherein side walls of the gate III-V compound are sloped having an angle of 30 to 80 degrees.
9. The transistor of claim 1, wherein the gate III-V compound and the gate metal are formed with a single photo mask process to be self-aligned, the bottom of the gate metal and the top of the gate III-V compound have nearly the same dimension, and the bottom of the gate III-V compound contains symmetric ledges just above the barrier layer.
10. The transistor of claim 1, wherein the gate III-V compound and the gate metal are formed with a single photo mask process to be self-aligned, the gate metal is narrower than the gate III-V compound so that there are symmetric ledges at the top of the gate III-V compound, and the bottom of the gate III-V compound contains symmetric ledges just above the barrier layer.
11. The transistor of claim 1, wherein the gate III-V compound is GaN doped with acceptor type dopants such Mg, C, Zn, Ca and the p-type dopants are activated.
12. The transistor of claim 1, wherein the gate III-V compound is GaN doped with acceptor type dopants such Mg, C, Zn, Ca and the p-type dopants are compensated with hydrogen.
13. The transistor of claim 1, wherein the gate III-V compound contains an AlGaIn layer and a GaN layer doped with acceptor type dopants such as Mg, C, Zn, Ca.
14. The transistor of claim 1, wherein the gate III-V compound contains an AlGaIn layer and a GaN layer, the gate

metal and the gate GaN are etched with a single photo mask process, and the gate AlGaIn extends towards the drain due to a second photo mask process.

15. The transistor of claim 1, wherein the gate metal is TiN.
16. The transistor of claim 1, wherein the gate metal contains one or more refractory metals, metallic compounds and alloys, such as Ta, W, TaN, TiN, WN, WSi.
17. An enhancement-mode GaN transistor comprising: a substrate, transition layers, a buffer layer comprised of a III Nitride material, a barrier layer comprised of a III Nitride material, drain and source contacts, a gate III-V compound containing acceptor type dopant elements, a gate metal, and a field plate made of Ohmic metal, wherein a drain Ohmic metal, a source Ohmic metal, and the field plate are formed by a single photo mask process.
18. A method of forming an enhancement mode GaN transistor, the method comprising: nucleating and growing transition layers on a substrate; growing an III Nitride EPI layer over the transistor layers; growing an III Nitride barrier layer over the EPI layer; growing a GaN layer with acceptor type dopants over the barrier layer; depositing a gate contact layer on the doped GaN layer; applying a gate photo resistant pattern; etching away the gate contact layer outside the gate region; etching away the doped GaN layer, except a portion of the doped GaN layer beneath the gate contact; removing the gate photo resistant pattern; depositing a dielectric layer; applying a contact photo resistant pattern; etching the dielectric layer to open the drain and source contact area; removing the contact photo resistant pattern; depositing an Ohmic contact metal; applying a metal photo resistant pattern; etching the Ohmic contact metal; removing the metal photo resistant pattern; and performing rapid thermal annealing to form Ohmic drain and source contacts.
19. The method of claim 18, wherein the EPI layer is comprised of InAlGaIn.
20. The method of claim 18, wherein the barrier layer is comprised of InAlGaIn with a larger band gap than the buffer layer.
21. A method of forming an enhancement mode GaN transistor, the method comprising: nucleating and growing transition layers on a substrate; growing an InAlGaIn EPI layer over the transistor layers; growing an InAlGaIn barrier layer over the InAlGaIn EPI layer; growing an InAlGaIn layer with acceptor type dopants over the InAlGaIn barrier layer; growing a GaN layer with acceptor type dopants over the doped InAlGaIn layer; depositing a gate contact layer on the doped GaN layer; applying a gate photo resistant pattern; etching away the gate contact layer outside the gate region; etching away the doped GaN layer and the doped InAlGaIn layer, except for portions of the doped GaN layer and the doped InAlGaIn layer beneath gate contact;

removing the gate photo resistant pattern;
 depositing a dielectric layer;
 applying a contact photo resistant pattern;
 etching the dielectric layer to open the drain and source contact area;
 removing the contact photo resistant pattern;
 depositing an Ohmic contact metal;
 applying a metal photo resistant pattern;
 etching the Ohmic contact metal;
 removing the metal photo resistant pattern; and
 performing rapid thermal annealing to form Ohmic drain and source contacts.

22. A method of forming an enhancement mode GaN transistor, the method comprising:

nucleating and growing transition layers on a substrate;
 growing an InAlGaN EPI layer over the transistor layers;
 growing an AlGaN barrier layer over the InAlGaN EPI layer;
 growing an AlGaN layer with acceptor type dopants over the AlGaN barrier layer;
 growing a GaN layer with acceptor type dopants over the doped AlGaN layer;
 depositing a gate contact layer on the doped GaN layer
 applying a gate photo resistant pattern;
 etching away the gate contact layer outside the gate region;
 etching away the doped GaN layer, except for portions of the doped GaN layer and the doped AlGaN layer beneath gate contact;
 removing the gate photo resistant pattern;
 applying another photo resistant pattern;

etching the doped AlGaN layer such that the doped AlGaN extends outside the gate region towards the drain;
 removing the photo resistant pattern;
 depositing a dielectric layer;
 applying a contact photo resistant pattern;
 etching the dielectric layer to open the drain and source contact area;
 removing the contact photo resistant pattern;
 depositing an Ohmic contact metal;
 applying a fourth photo resistant pattern;
 etching the Ohmic contact metal
 removing the fourth photo resistant pattern; and
 performing rapid thermal annealing to form Ohmic drain and source contacts.

23. An enhancement-mode GaN transistor comprising:

a substrate,
 transition layers,
 a buffer layer comprised of a III Nitride material,
 a barrier layer comprised of a III Nitride material,
 drain and source contacts comprised of Ohmic metal,
 a gate III-V compound containing acceptor type dopant elements,
 a gate metal, and
 a field plate comprised of Ohmic metal,
 wherein the gate III-V compound and the gate metal are formed with a single photo mask process to be self-aligned, and wherein the field plate, drain Ohmic metal, and source Ohmic metal are formed by a single photo mask process.

* * * * *