# UNITED STATES PATENT AND TRADEMARK OFFICE

\_\_\_\_\_

# BEFORE THE PATENT TRIAL AND APPEAL BOARD

\_\_\_\_\_

Innoscience (Zhuhai) Technology Company, Ltd., and Innoscience America, Inc., Petitioner,

v.

Efficient Power Conversion Corporation, Patent Owner.

Case No. IPR2023-01384 U.S. Patent No. 10,312,335

Declaration of Shauna L. Wiest Regarding Widmann and Uemoto

# I. Introduction

- 1. I have prepared this Declaration in connection with the Innoscience (Petitioner) Petition for *Inter Partes* Review of U.S. Patent No. 10,312,335 which I understand will be filed concurrently with this Declaration.
- 2. I am currently a senior research analyst with the Research & Information Services team at Finnegan, Henderson, Farabow, Garrett & Dunner, LLP located at 3300 Hillview Avenue, Palo Alto, CA 94304.
- 3. I am over eighteen years of age, and I am competent to make this Declaration. I make this Declaration based on my own personal knowledge, and my knowledge of library science practices.
- 4. I earned a Master of Science in Library Science degree from the University of North Carolina at Chapel Hill in 1999, and a Bachelor of Arts in Political Science degree from the University of California at San Diego in 1989. I have worked as a law librarian for over eighteen years. I have been employed in the Research & Information Services Department at Finnegan, Henderson, Farabow, Garrett & Dunner, LLP since 2021. Before that, from 2000-2015, I was employed as a Law Librarian at Stoel Rives LLP, and from 2015-2016, I was employed as a Competitive Intelligence Specialist for Nossaman LLP. I am also an active member of the American Association of Law Libraries.

# II. Standard Library Practices for Receiving, Cataloging, and Making Materials Publicly Available

- 5. I have knowledge of and experience with standard library practices regarding the receipt, cataloging, shelving, and making materials, including serial publications, available to the public. I have knowledge of and experience with the Machine-Readable Cataloging (MARC) system, an industry-wide standard that libraries use to catalog materials.
- 6. The MARC record system was developed during the 1960s to standardize bibliographic catalog records so they could be read by computers and shared among libraries. By the mid-1970s, MARC had become the international standard for cataloging bibliographic materials and is still used today. Many libraries provide public access to their MARC records via the Internet and/or their electronic cataloging systems at the library. In a MARC record, each field provides specific information about the cataloged item, including how materials are held and when they were catalogued and made available to the public.

# III. MARC Record Field Tags

7. The MARC record system uses specific three-digit numeric codes ("field tags") from 001-999 to identify each field in a catalog record. For example, field tag 008 provides the six-digit date the item was received and catalogued (Date entered on file). The first six characters of field tag 008 are always in the

"YYMMDD" format. Descriptions for all of the character positions of field tag 008 are outlined here: https://www.loc.gov/marc/bibliographic/bd008a.html

- 8. MARC field tag 022 provides the International Standard Serial Number (ISSN), a unique identification number assigned to a serial publication. MARC filed tag 260 sets forth the place of publication, name of publisher, and copyright/publication date of the publication. Finally, MARC field tags 9XX provide local holdings information to assist the public in identifying the location of the desired resource.
- 9. Based on standard library practice, when a library receives an item, it stamps (and/or labels) the item with the library name, barcode, often with a date that is within a few days or weeks of receipt. Next, the library will catalog the item within a matter of a few days or weeks of receiving it.
- 10. Generally, after an item is cataloged, the public may access the item by searching the library catalog, browsing the library shelves, and either requesting or electronically accessing the item from the library. Standard library practice is to make the item available to the public within a few days or weeks of cataloging it.

# IV. Serial Publications

11. A serial publication, often known as a "journal" or "periodical," is a resource that is issued in successive parts and has no predetermined conclusion.

These successive parts are commonly referred to as "issues," and each issue is

usually chronologically numbered and dated. The presence of enumeration, years of coverage, frequency, and/or other chronological information also indicates a serial publication.

12. There are significant differences between cataloging finite resources (books/monographs) and continuing resources (serials). For serials, the catalog record provides information about the serial as a whole, including the first or earliest available issue. It also provides information as to holdings – the volumes and issues, with dates, received by the library and made available to the public. In serials cataloging, there are identifying characteristics unique to serials that are slightly different from monographs (books). The issue date for a print serial publication, for example, generally appears on the cover (front or back), the masthead page, the title page (if any), the table of contents page(s), or on the pages of the individual articles contained in the issue. More information regarding the unique aspects of cataloguing serials can be found at this link: https://www.loc.gov/aba/pcc/conser/scctppt/Basic-2014/Basic-Trainee-Mannual.pdf

- V. Public Availability of Widmann (EX 1023)
- Section five of this Declaration relates to the date of public 13. availability for the following reference: D. W. Widmann, "Metallization for integrated circuits using a lift-off technique," in IEEE Journal of Solid-State

Circuits, vol. SC-11, no. 4, pp. 466-471, August 1976. ("Widmann). I understand that Widmann has been submitted as Exhibit 1023 in this proceeding.

- 14. As detailed below, I have reviewed the print reference, public holdings information, and Library of Congress MARC record for *Widmann* to determine the date of public availability for this reference.
- 15. **Appendix A** to this declaration is a true and accurate copy of the print journal cover (including volume binding), title page, table of contents, call number, and Library of Congress Date Stamp for the print issue of IEEE Journal of Solid-State Circuits containing *Widmann* held by the Library of Congress. The date stamp on this issue indicates that *Widmann* was received by the Library of Congress on September 17, 1976.
- 16. **Appendix B** to this declaration is a true and correct copy of the public catalog record for IEEE Journal of Solid-State Circuits containing *Widmann* held by the Library of Congress, which was downloaded from <a href="https://lccn.loc.gov/89657065">https://lccn.loc.gov/89657065</a> on August 31, 2023. The Library of Congress's public catalog record for its copy of IEEE Journal of Solid-State Circuits containing *Widmann* sets forth the publication history and item availability including holdings, call number, and onsite location information for members of the public seeking the print issue of IEEE Journal of Solid-State Circuits containing *Widmann*. The public catalog record (**Appendix B**) indicates that the

print issue of IEEE Journal of Solid-State Circuits containing *Widmann* should be requested in the Newspaper & Current Periodical Reading Room (Madison LM133) within holdings v.1:no.1-v.40:no.6 (1966:Sept.-2005:June) at Call Number TK7871.85 .I23.

- 17. **Appendix C** to this declaration is a true and accurate copy of the Library of Congress MARC record for its holdings of the serial publication IEEE Journal of Solid-State Circuits containing *Widmann*, which was downloaded from https://catalog.loc.gov/vwebv/staffView?searchId=22826&recPointer=0&recCount =25&bibId=11362790 on August 31, 2023.
- 18. The Library of Congress MARC record (**Appendix C**) for the serial publication IEEE Journal of Solid-State Circuits confirms the fixed data elements of MARC field tag 008 as 750901c19669999nyumrp0a0engc. As discussed above, the first six characters "750901" are in typical "**YYMMDD**" format and indicate that the serial publication IEEE Journal of Solid-State Circuits was initially catalogued by the Library of Congress on September 1, 1975. The publication status code "c1966" refers to "continuing resource currently published" indicating that the serial publication IEEE Journal of Solid-State Circuits began publication in 1966 and is a continuing resource currently published.
- 19. MARC record field tag 022 (**Appendix C**) denotes the unique International Standard Serial Number (ISSN) for IEEE Journal of Solid-State

Circuits as 0018-9200. MARC Field tag 260 sets forth the place of publication, publisher, and copyright date as: |a New York, N.Y.: |b Institute of Electrical and Electronics Engineers, |c ©1966-

- 20. Finally, MARC record field tags 991 set forth the local holdings, location, and call number information for the serial publication IEEE Journal of Solid-State Circuits containing *Widmann*. The MARC record (**Appendix C**) sets forth that the serial publication IEEE Journal of Solid-State Circuits containing *Widmann* is held in the Library of Congress General Collection or in the Newspaper & Current Periodical Reading Room (Madison LM133) at Call Number TK7871.85 .I23 beginning with the issue v 1-2:Sept-Dec \* 1966.
- 21. Based on the information in **Appendices A, B and C** it is clear that the issue of Solid-State Circuits containing *Widmann* was received by the Library of Congress on September 17, 1976. Based on standard library practices, *Widmann* would have been processed and catalogued by the Library of Congress within a matter of a few days or weeks of September 17, 1976.
- 22. Accordingly, *Widmann* would have been made available to the public within a few days or weeks of being checked-in and catalogued. The public could have accessed *Widmann* by searching the Library of Congress catalog, requesting the item from a library staff member, or by visiting the Newspaper & Current

Periodical Reading Room (Madison LM133) within a few weeks of September 17, 1976.

# VI. Public Availability of *Uemoto* (EX 1020)

- 23. Section six of this Declaration relates to the date of public availability for the following reference: Y. Uemoto et al., "A Normally-off AlGaN/GaN Transistor with RonA=2.6mΩcm2 and BVds=640V Using Conductivity Modulation," 2006 International Electron Devices Meeting, December 11-13, 2006, San Francisco, CA, Volume 2, pp. 654-657. ("Uemoto"). I understand that Uemoto has been submitted as Exhibit 1020 in this proceeding.
- 24. As detailed below, I have reviewed the print reference, public holdings information, and Library of Congress MARC record for *Uemoto* to determine the date of public availability for this reference.
- 25. **Appendix D** to this declaration is a true and accurate copy of the print journal cover (including volume binding), title page, table of contents, call number, and barcode for the print volume of the 2006 International Electron Devices Meeting containing *Uemoto* received and held by the Library of Congress. The call number on the binding spine and title page indicates that *Uemoto* is publicly held at the Library of Congress at TK 7801 .153 2006 Vol. 2 Set 1.
- 26. **Appendix E** to this declaration is a true and correct copy of the public catalog record for the print volume of the 2006 International Electron

Devices Meeting containing *Uemoto* held by the Library of Congress, which was downloaded from https://lccn.loc.gov/81642284 on September 1, 2023. The Library of Congress's public catalog record for its copy of the 2006 International Electron Devices Meeting containing *Uemoto* sets forth the publication history, description, and item availability including holdings, call number, and onsite location information for members of the public seeking the print volume of the 2006 International Electron Devices Meeting containing *Uemoto*. The public catalog record (Appendix E) indicates that the Library of Congress maintains holdings for the International Electron Devices Meeting for 1973-1975, 1977-2000, 2002-2003, 2005-2006 (both 2006 volumes), 2009-2010 and 2012. The public catalog record (Appendix E) also shows that the print volume of the 2006 International Electron Devices Meeting containing *Uemoto* should be requested in the Jefferson or Adams Building Reading Rooms within holdings 2006, v. 2 at Call Number TK7801 .I53.

27. **Appendix F** to this declaration is a true and accurate copy of the Library of Congress MARC record for its holdings of the serial publication "International Electron Devices Meeting" containing *Uemoto*, which was downloaded from

https://catalog.loc.gov/vwebv/staffView?searchId=20290&recPointer=0&recCount=25&bibId=11248470 on September 1, 2023.

- 28. The Library of Congress MARC record (**Appendix F**) for the serial publication "International Electron Devices Meeting" confirms the fixed data elements of MARC field tag 008 as 780413c19739999nyuar1a0eng. As discussed above, the first six characters "780413" are in typical "**YYMMDD**" format and indicate that the serial publication "International Electron Devices Meeting" was firs catalogued by the Library of Congress on April 13, 1978. The publication status code "c1973" refers to "continuing resource currently published" showing that the serial publication "International Electron Devices Meeting" began publication in 1973 and is a continuing resource currently published.
- 29. MARC record field tag 022 (**Appendix F**) denotes the unique International Standard Serial Number (ISSN) for International Electron Devices Meeting as 0163-1918. MARC Field tag 260 sets forth the place of publication, publisher, and copyright date as: |**a** New York, N.Y.: |**b** Institute of Electrical and Electronics Engineers, |**c** 1973-
- 30. Finally, MARC record field tags 9XX set forth the holdings policies, location, and call number information for the serial publication "International Electron Devices Meeting" containing *Uemoto*. The MARC record (**Appendix F**) states that one copy of all issues received for International Electron Devices Meeting are to be kept permanently. **Appendix F** also sets forth the public holdings for "International Electron Devices Meeting" as held in the Library of

Congress General Collection in the Jefferson or Adams Building Reading Rooms at Call Number TK7801 .I53 beginning with receipts beginning in 1973.

- 31. Based on the information in **Appendices D, E and F** it is clear that the volume of "International Electron Devices Meeting" containing *Uemoto* would have been received by the Library of Congress during December 2006. Based on standard library practices, *Uemoto* would have been processed and catalogued by the Library of Congress within a matter of a few days or weeks of December 2006.
- 32. Accordingly, *Uemoto* would have been made available to the public within a few days or weeks of being checked-in and catalogued. The public could have accessed *Uemoto* by searching the Library of Congress catalog and/or requesting the item from a library staff member, or by visiting the Library of Congress Jefferson or Adams Building Reading Rooms during January 2007.

# VII. Conclusion

33. In signing this Declaration, I understand it will be filed as evidence in a contested case before the Patent Trial and Appeal Board of the United States Patent and Trademark Office. I understand I may be subject to cross-examination in this case and that cross-examination will take place within the United States. If cross-examination is required of me, I will appear for cross-examination within the United States during the time allotted for cross-examination.


34. I declare that all statements made herein of my knowledge are true, that all statements made on information and belief are believed to be true, and that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code.

Executed on September 5, 2023.

Shauna L. Wiest

Shauna L. Wiest

# **APPENDIX A**



# (A).

# IEEE JOURNAL OF

# SOLID-STATE CIRCUITS



PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS COUNCIL

# SPECIAL ISSUE ON TECHNOLOGY AND PROCESSING FOR INTEGRATED CIRCUITS

FOREWORD B. L. Gregory SPECIAL PAPERS R. S. Ronen, M. R. Splinter, High-Voltage SOS/MOS Devices and Circuit Elements: Design, and R. E. Tremain, Jr. Fabrication, and Performance Optimum Load Device for DMOS Integrated Circuits . . H. C. Lin, J. L. Halsor, and H. F. Benz 443 T. Masuhara and R. S. Muller Complementary DMOS Process for LSI .... 453 W. R. Dawes, G. F. Derbenwick, Process Technology for Radiation-Hardened CMOS Integrated Circuits and B. L. Gregory D. W. Widmann Metallization for Integrated Circuits Using a Lift-Off Technique...... I. Yoshida, M. Kubo, and S. Ochi A High Power MOSFET with a Vertical Drain Electrode and a Meshed Processing Technology and AC/DC Characteristics of Linear J. L. Saltich, W. L. George, Compatible PL and J. G. Soderberg 478 W. M. Gegg, J. L. Saltich, R. M. Roop, Ion-Implanted Super Gain Transistors and W. L. George J. Graul, A. Glasl, and H. Murrmann High-Performance Transistors with Arsenic-Implanted Polysil Emitters . K. C. Saraswat and J. D. Meindl A New Bipolar Process—Borsenic Laser Coding of Bipolar Read-Only Memories J. C. North and W. W. Weick 500 F. Barson Emitter-Collector Shorts in Bipolar Devices A Vertical Channel JFET Fabricated Using Silicon Planar Technology O. Ozawa, H. Iwasaki, and K. Muramoto REGULAR PAPERS R. A. Heald and D. A. Hodges Multilevel Random-Access Memory Using One-Transistor Per Cell J. R. Gaskill, Jr., J. H. Flint, Modular Single-Stage Universal Logic Gate R. G. Meyer, L. J. Michael and L. R. Weill J. R. Gaskill, Jr. J. H. Flint, LSI Multiplier Using High Speed ULG R. G. Meyer, L. J. Micheel, and L. R. Weill REGULAR CORRESPONDENCE P. E. Allen and W. J. Parrish High Frequency Response of Inverting Integrators 545 Antiblooming: A New Approach for Linear Imagers M. Mauthe and H.-J. Pfleiderer K. Nemeth On the Analysis of Nonlinear Resistive Networks Considering A Low-Pass Biquad Derived Filter Realization the Effect of Temperature . 550 J. H. Brodie Measurement of  $V_{CEIRE}$  of RF Power Transistors and of Waveform N. O. Sokal Details Near Voness Unifying the Concepts of Offset Voltage and Common-Mode R. C. Jaeger Rejection Ratio LIST OF UPCOMING SPECIAL ISSUES OF IEEE J-SC ...... Outside Back Cover

# Upcoming Special Issues of the IEEE Journal of Solid-State Circuits

The following are upcoming Special Issues of the IEEE JOURNAL OF SOLID-STATE CIR-CUITS. Prospective authors should contact the appropriate Guest Editor or the Editor of the JOURNAL for details. In general, the deadline for submission of manuscripts is six to seven months in advance of the publication date.

### October 1976

Semiconductor Memory and Logic B. T. Murphy, Guest Editor for Logic Bell Labs. 600 Mountain Ave. Murray Hill, NJ 07974

December 1976
Linear and Analog Circuits
G. L. Baldwin, Co-Guest Editor
Bell Labs.
Room 4D-625
Holmdel, NJ 07733

April 1977 Integrated Injection Logic (I<sup>2</sup>L/MTL) C. G. Thornton, Co-Guest Editor U.S. Army Electronics Command Fort Monmouth, NJ 07703 L. L. Vadasz, Guest Editor for Memory Intel Corp. 3065 Bowers Ave. Santa Clara, CA 95051

R. G. Meyer, Co-Guest Editor Elec. Eng. and Comput. Sci., Cory Hall Univ. of California Berkeley, CA 94720

N. C. de Troye, Co-Guest Editor Philips Res. Labs. Eindhoven, The Netherlands



# IEEE JOURNAL OF

# SEP 1 7 1976

# SOLID-STATE CIRCUITS

AUGUST 1976 VOLUME SC-11 NUMBER 4
A PUBLICATION OF THE IEEE SOLID-STATE CIRCUITS COUNCIL



#### SPECIAL ISSUE ON TECHNOLOGY AND PROCESSING FOR INTEGRATED CIRCUITS **FOREWORD** Special Issue on Technology and Processing for Integrated Circuits B. L. Gregory 430 SPECIAL PAPERS R. S. Ronen, M. R. Splinter, High-Voltage SOS/MOS Devices and Circuit Elements; Design, and R. E. Tremain, Jr. Fabrication, and Performance ..... 431 H. C. Lin, J. L. Halsor, and H. F. Benz Optimum Load Device for DMOS Integrated Circuits ..... T. Masuhara and R. S. Muller Complementary DMOS Process for LSI 453 W. R. Dawes, G. F. Derbenwick, Process Technology for Radiation-Hardened CMOS Integrated Circuits 459 and B. L. Gregory D. W. Widmann Metallization for Integrated Circuits Using a Lift-Off Technique..... 466 I. Yoshida, M. Kubo, and S. Ochi A High Power MOSFET with a Vertical Drain Electrode and a Meshed Gate Structure ..... 472 J. L. Saltich, W. L. George, Processing Technology and AC/DC Characteristics of Linear and J. G. Soderberg Compatible I<sup>2</sup>L 478 W. M. Gegg, J. L. Saltich, R. M. Roop, Ion-Implanted Super Gain Transistors ..... 485 and W. L. George J. Graul, A. Glasl, and H. Murrmann High-Performance Transistors with Arsenic-Implanted Polysil Emitters .... 491 K. C. Saraswat and J. D. Meindl A New Bipolar Process—Borsenic ..... J. C. North and W. W. Weick Laser Coding of Bipolar Read-Only Memories ..... 500 Emitter-Collector Shorts in Bipolar Devices ..... F. Barson 505 O. Ozawa, H. Iwasaki, and K. Muramoto A Vertical Channel JFET Fabricated Using Silicon Planar Technology ...... 511 **REGULAR PAPERS** R. A. Heald and D. A. Hodges Multilevel Random-Access Memory Using One-Transistor Per Cell 519 J. R. Gaskill, Jr., J. H. Flint, Modular Single-Stage Universal Logic Gate ..... 529 R. G. Meyer, L. J. Micheel, and L. R. Weill J. R. Gaskill, Jr., J. H. Flint, LSI Multiplier Using High Speed ULG R. G. Meyer, L. J. Micheel. and L. R. Weill REGULAR CORRESPONDENCE P. E. Allen and W. J. Parrish High Frequency Response of Inverting Integrators ..... 545 M. Mauthe and H.-J. Pfleiderer Antiblooming: A New Approach for Linear Imagers ..... K. Nemeth On the Analysis of Nonlinear Resistive Networks Considering 550 J. H. Brodie A Low-Pass Biquad Derived Filter Realization ..... 552 Measurement of $V_{CE(sat)}$ of RF Power Transistors and of Waveform N. O. Sokal Details Near $V_{CE(sat)}$ ..... 555 R. C. Jaeger Unifying the Concepts of Offset Voltage and Common-Mode Rejection Ratio 557 LIST OF UPCOMING SPECIAL ISSUES OF IEEE J-SC ......

# Metallization for Integrated Circuits Using a Lift-Off Technique

DIETRICH W. WIDMANN

Abstract—A special lift-off technique for realizing small metal interconnection geometries for integrated circuits is described. 0.6-\(\mu\mathrm{m}\) gaps between metal conductors can be obtained even at 0.8-\(\mu\mathrm{m}\) metal layer thickness. The slopes of the conductors are tapered. Etching problems inherent in alloy films or sandwiched layers such as Al/Si or Al/Cu/Si are avoided by the technique proposed. SEM micrographs of Al/Si conductor patterns are presented.

### INTRODUCTION

THE increasing packing density of integrated circuits requires small conductor linewidths and small spaces between conductors.

The interconnection pattern can be formed by conventional chemical etching techniques. However, chemical etching has several drawbacks. First, after delineation of alloy films such as Al/Si or Al/Si/Cu, silicon residues may remain in the field between the conductors [1]. Second, the cross section of the conductors may be considerably reduced by etchant penetration at steep oxide steps [1]. Third, due to the lateral etch attack, the widths of the conductors are reduced, and the spaces between adjacent conductors are increased (Fig. 1). The undercutting  $\Delta x$  per edge (see Fig. 1) might be in the order of the conductor thickness. As long as the desired spacing between adjacent conductors is large enough, i.e., larger than about 3 µm for 1-µm conductor thickness and 1-µm minimum photoresist dimension, the undercutting effect can be compensated by proper dimensioning the corresponding geometries on the photomask. However, if spaces of about 1 µm are required between 1-µm thick metal conductors, the compensation procedure fails.

The edge contours of conductors delineated by wet chemical etching are nearly conical [2], the upper portion of the edges being steep or even overhanging. Edge contours of this kind may lead to poor coverage of such edges by subsequently deposited layers such as passivation and metal layers.

Alternative methods which might be used instead of chemical etching are sputter or ion beam etching, plasma etching, selective plating, selective anodization, and lift-off techniques. This paper reports on results obtained with a lift-off technique, which is suitable for the metallization of integrated circuits with high packing density.

## LIFT-OFF TECHNIQUES

The lift-off technique for metal pattern formation is shown schematically in Fig. 2. This technique has been known for

Manuscript received February 17, 1976; revised April 16, 1976. This work was supported by the Technical Program of the Federal Department of Research and Technology of the Federal Republic of Germany. The author is with the Research Laboratories, Siemens AG, Munich,

Germany.

PHOTORESIST PATTERN

METAL
PATTERN

SUBSTRATE

Fig. 1. Schematic illustration of a typical cross section of metal conductors after chemical etching. The undercutting at the bottom of the conductors is  $\Delta x$ .





Fig. 2. Schematic illustration of metal pattern definition using the original lift-off technique. (a) Photoresist pattern definition. (b) Metal evaporation. (c) Photoresist stripping, thereby lifting off the overlying metal. The spaces between the metal features are equal to the corresponding photoresist linewidths, as measured at the bottom of the photoresist bars.

many years. For instance, it was used in 1966 by Steller [3] for the fabrication of chromium masks.

The process in Fig. 2 looks very simple. However, there are severe limitations concerning the thickness and the brittleness of the metal layer. The lifting mechanism works reliably only if the metal thickness at the bottom of the photoresist bars thin enough, i.e., some 100 Å, and if the metal is brittle so that it cracks readily at the photoresist edges [4]. For ductie



Metal patterning by a lift-off technique using slightly overhanging sidewalls of electron resist (after Hatzakis [7]).

metals, such as aluminum, the metal layer deposited on the photoresist should be completely separated from the other portions of the metal layer deposited on the substrate. This could be accomplished, for instance, by realizing vertical or slightly overhanging photoresist side walls, and by directing the evaporated metal atoms normal to the substrate surface [5]. The metal layer thickness should not exceed about 2/3 of the resist thickness [6], in order to assure complete separation of the two portions of the metal layer. Hatzakis [7] has demonstrated that properly exposed and developed electron resist layers exhibit overhanging edges suitable for lift-off patterning (Fig. 3). Yu et al. [8] used this technique for the fabfication of an 8 kbit memory of high density. Photoresist edges might also be realized with overhanging portions, for instance, due to interference effects during exposure of the photoresist [9] or due to poor adherence of the photoresist to the substrate. However, it is not very attractive to utilize these effects for lift-off metallization because they are difficult to reproduce.

The use of auxiliary layers is another possibility to realize werhanging edges. Hu [10] used an electrolytically plated copper pattern, and Grebe et al. [11] have proposed a lift-off process in which overhanging edges are realized by two photoresist layers and an auxiliary metal layer between the photoresist layers. We studied another approach which is described in the following sections. The principle of this technique is unilar to the process demonstrated by Browne and Perkins [12]. The technique uses the effect of an undercut auxiliary wer. There are no limitations concerning the shape of the sidewall contours of the resist, and metal atoms are allowed to impinge on the substrate surface at various angles of incidence, is the case for instance in vacuum systems with planetary totation of the substrates. Fine metal lines and spaces can be with tapered sidewalls of the conductors, even if the metal layer thickness is on the order of 1 μm, which is the curtally used thickness for integrated circuits.

# LIFT-OFF TECHNIQUE USING AN AUXILIARY LAYER

The lift-off process which we have studied is shown schematically in Fig. 4. First, a thin auxiliary layer is deposited on the substrate. With the aid of conventional photolithography regions which shall be free of metallization are masked photoresist [Fig. 4(a)]. The auxiliary layer is etched [Fig. 4(b)]. Due to undercutting the photoresist bars are overthe desired metallization layer is evaporated [Fig. 4(c)] by




Fig. 4. Schematic illustration of the investigated lift-off process using an auxiliary layer. (a) Deposition of a thin auxiliary layer followed by photoresist patterning. (b) Etching of the free portions of the auxiliary layer. (c) Metal evaporation. (d) Metal lift-off. (e) Removal of the auxiliary layer.

moving the substrates in the vacuum chamber such that the evaporated metal atoms are impinging on the substrate surface at varying angles. The metal regions deposited on the photoresist pattern are lifted off by dissolving the photoresist in a suitable stripper [Fig. 4(d)]. It is important to note that in the undercut regions the bottom of the photoresist bars is always completely free of metal coverage even if the metal atoms arrive at angles near 90°. The stripper can thus reach the photoresist after having penetrated the microcracks. Finally, the auxiliary layer must be removed selectively [Fig. 4(e)]. The resulting metallization pattern is inverse compared to the original photoresist pattern.

## EVAPORATION MODEL

As previously pointed out, the lift-off mechanism works reliably only as long as there is no continuity between the ma-




Fig. 5. Computer simulation of the metal layer buildup in the vicinity of undercut photoresist edges assuming no diffusion of the metal atoms after deposition. (a) Assumed geometry and substrate motion in the evaporation apparatus. The substrates are rotating around their own axis A' and simultaneously around the axis A". The number of rotations during the evaporation cycle is assumed to be large. For the angular characteristic of the evaporation rate of the source, a cosine law is assumed. (b) Calculated metal configuration in the center of the substrate with the following assumptions: Auxiliary layer thickness 0.2 μm; photoresist thickness 1.0 μm; vertical photoresist sidewall; undercutting under the photoresist edge 0.4 μm; evaporated metal film thickness 0.8 μm.

terial deposited on the substrate and that deposited on top of the photoresist. In order to study the film profiles at the photoresist edges during evaporation, the metal film growth was simulated using a step-by-step construction similar to that proposed by Blech et al. [13]. It is assumed that the metal atoms have zero diffusivity after deposition, an assumption which is approximately valid for substrate temperatures near room temperature.

Fig. 5(b) and (c) show the calculated metal film profiles for a distinct evaporation geometry given in Fig. 5(a). Due to the assumed planetary rotation of the substrates, the angular distribution of the incident atoms in the center of the substrates is symmetrical with respect to the substrate axis. The evap-

orated film profiles are thus the same for any orientation of the photoresist geometries. If the substrate diameter is small compared to the substrate-to-source distance, the same is approximately valid for the photoresist geometries at the peripherry of the substrate.

In Fig. 5(b) vertical photoresist sidewalls are assumed. The main result of the calculation is that a microcrack of about 200 Å in width remains between the two portions of the metal film, although the metal layer thickness is four times the auxiliary layer thickness. The maximum slope angle of the profile of the remaining metal pattern is about 70°. The position of the bottom edge of the metal film on the substrate is not exactly identical with the position of the photoresist edge.






Fig. 5 (continued). (c) Calculation for a 45° slope angle of the photoresist sidewall.

the maximum angle of incidence of the evaporated atoms is 45°, the bottom edge of the metal film is apart from the photoesist edge by an amount which corresponds to the thickness of the auxiliary layer. It should be noted that the calculation shown in Fig. 5(b) must be modified if the width of the conductor is comparable to or smaller than the thickness of the photoresist.

Fig. 5(c) shows the calculation for a photoresist sidewall exhibiting an angle of 45° with respect to the substrate surface. In this case the metal film on the substrate is separated from that deposited on top of the photoresist only if the metal layer thickness is smaller than about twice the auxiliary layer thickness. Our calculations have shown that the photoresist sidewalls should have slope angles of more than about 60° in order to realize complete separation of the two portions of the metal film if the thickness of the metal film is four times the auxiliary layer thickness.

### WAFER PREPARATION

The silicon wafers, 2 in in diameter, were prepared according the processing sequence of the conventional n-channel the processing sequence of the conventional n-channel stall-gate metal-oxide-semiconductor (MOS) technology. The thicknesses of the gate oxide and the field oxide are an and 0.6  $\mu$ m, respectively. The field oxide is covered a 0.1- $\mu$ m thick phosphorus silicate glass (PSG) layer. The phosphorus diffusion using a POCl<sub>3</sub> source, or by ion implication of arsenic.

the metal interconnection pattern was defined according to schematical illustration in Fig. 4. A 0.2-\mu thick chroman layer was evaporated as the auxiliary layer. The wafers coated with a 1-\mu thick Shipley AZ 1350 H photoresist drying was performed at 65°C for min followed by alignment and exposure in a contact printmachine. After development of the resist, the chromium

pattern was etched at room temperature in a cerium sulfate solution. Typically, the undercutting under the photoresist edges is 0.3 µm. After a dip etch in diluted hydrofluoric acid followed by rinsing in deionized water, a 0.8-µm thick aluminum layer containing 1.7 percent of silicon was evaporated on the wafers at room temperature using an electron beam gun as the evaporation source. During evaporation the wafers were rotated in a similar manner as that illustrated in Fig. 5(a). The only difference was that the wafer shown in Fig. 5(a) was replaced by a rotating plate loaded by five wafers. Three such rotating plates were mounted in the vacuum chamber. After metal deposition, the wafers were dipped in an ultrasonic bath containing a photoresist stripper. The remaining auxiliary chromium pattern was removed selectively by plasma etching in an oxygen ambient. Annealing was performed in forming gas at 450°-500°C for 30 min.

### EXPERIMENTAL RESULTS

The SEM micrographs in Fig. 6 show three intermediate stages of the lift-off process. Fig. 6(a) corresponds to the stage illustrated schematically in Fig. 4(b), i.e., after etching of the chromium pattern. The overhang of the photoresist edges is clearly visible. The sidewalls of the photoresist pattern exhibit a slope angle of about 75° with respect to the wafer surface. This indicates that in this area of the wafer there was no intimate contact between mask and wafer during exposure of the photoresist. Fig. 6(b) shows the same detail after metal evaporation, and Fig. 6(c) after the lift-off process, corresponding to Fig. 4(c) and (d), respectively. A small gap of about 0.1 µm is left between the auxiliary metal pattern and the desired Al/Si pattern. The spaces between adjacent Al/Si bars are 0.85 µm, i.e., 0.4 µm smaller than the corresponding photoresist stripes in Fig. 6(a) which are 1.25-µm wide, in accordance with the estimation in the previous section. The average slope angle of the Al/Si sidewalls is about 50°.




Fig. 6. SEM micrographs showing the same detail after three intermediate stages of the lift-off process. (a) After etching of the chromium pattern. (b) After evaporation of Al + 1.7 percent Si. (c) After the lift-off process. In the spaces between the Al/Si stripes the auxiliary chromium pattern is visible. Thicknesses: 0.2 μm Cr, 1.0 μm AZ 1350 H photoresist, 0.8 μm Al/Si.



Fig. 7. SEM micrograph of a small area of a wafer surface after incomplete lift-off. A portion of the metal deposited on top of the photoresist is left on the sample while the photoresist is already removed. The discontinuities in the metal film at the bottom points of the metal bridge are clearly visible.

The smooth edge contour of the Al/Si bars confirms that no continuity had existed between the remaining metal pattern and the metal film deposited on top of the photoresist. With the SEM micrograph of Fig. 7 we have tried to make the microcrack at the photoresist edges visible. The lift-off process was performed such that lift-off was incomplete so that portions of the metal deposited on top of the photoresist were remaining on the sample while the photoresist was already dissolved.

Figs. 8-10 are SEM micrographs showing details of charge-



Fig. 8. SEM micrograph showing some of the electrodes of a linear CCD sensor. The average width of the gaps between the electrodes is  $1 \mu m$ . The thickness of the Al/Si electrodes is  $0.8 \mu m$ .



Fig. 9. SEM micrograph showing some of the electrodes of a two-dimensional CCD sensor. The gaps between the electrodes are 0.6-μm wide. The thickness of the Al/Si electrodes which are running over 0.5-μm high oxide steps is 0.8 μm.




Fig. 10. SEM micrograph showing three electrodes of a linear CCD sensor. The widths of the electrodes and the spaces between the electrodes are 1.7  $\mu$ m and 0.8  $\mu$ m, respectively. The electrode in the center of the picture is running over a PSG step which is too steep so that the step coverage is poor. The thickness of the Al/Si electrodes is 0.8  $\mu$ m.

coupled devices (CCD's) whose Al/Si electrodes and interconnections were formed by the lift-off technique described. CCD sensors organized by the frame transfer principle with a total electrode length of 1.35 meters and an electrode spacing of 1.2 µm could be fabricated without defects in the metallization. It should be noted that the contours of the Al/Si sidewalls pointing to the right side of the micrographs in Figs. 8-10 are not symmetrical to those pointing to the left side. This is due to the fact that the rotation of the wafers during evaporation was not an ideal planetary rotation.

For semiconductor devices, it is very important that the metprocess has no detrimental effect on the electrical characteristics of the devices. We have performed capacitancemeasurements of MOS structures before and after a temperature treatment (10 min at 200°C and 2 · 106 V · The density of surface states and mobile charges can be kept below 5 · 10<sup>10</sup> cm<sup>-2</sup>.

### CONCLUSIONS

the lift-off technique described is compatible with MOS technology. Spaces of 1-µm width and even smaller between metal conductors can be fabricated with a metal film thickness of about 1 µm. The sidewalls of the conductors are smoother han those fabricated by conventional etching. Tapering of the sidewalls is achieved by evaporating the metal film such that the metal atoms are directed on the substrates at various ngles of incidence. Co-evaporation from different sources as as subsequent evaporation of different materials is posble without the need for etching the resulting multicomnament layers. The slope angle of the photoresist sidewalls is got very critical. We have successfully used contact printing and projection printing for photoresist exposure. Due to the nonnormal incidence of the metal atoms during evaporation. the linewidths of the conductors, as measured at the bottom of the conductors, are larger than the widths of the corremondent spaces of the photoresist pattern. The linewidth difmence is about double the auxiliary layer thickness, i.e., mout 0.4 µm. This effect is opposite to the undercutting efket inherent in chemical etching which tends to reduce the conductor linewidths.

Iwo important drawbacks of the lift-off technique described must be mentioned. Compared to conventional etching more process steps are required and the substrate temperature must kept below about 100°C during evaporation. This means hat the steps over which the conductors are running must not too steep in order to obtain sufficient step coverage [13]. Also, adhesion of the metal film and electromigration resistime [14] may be reduced compared to metal films evap-Mated on substrates kept at 200°-400°C during evaporation.

### ACKNOWLEDGMENT

The author wishes to thank all the co-workers in the laboramy for their contribution to this work, and Dr. K.-U. Stein d Dr. M. Zerbst for stimulating the work.

### REFERENCES

A. J. Learn, "Aluminum alloy film deposition and characterization," Thin Solid Films, vol. 20, pp. 261-279, Feb. 1974.

- [2] J. L. Vossen, G. L. Schnable, and W. Kern, "Processes for multilevel metallization," J. Vac. Sci. Technol., vol. 11, pp. 60-70, Jan.-Feb. 1974.
- [3] M. K. J. Stelter, "Chrome masks-The ideal master for photoprocessing," SPC and Solid-State Technol., vol. 9, pp. 60-63, 1966.
- [4] S. Middelhoek, "Metallization processes in fabrication of Schottky-barrier FET's," IBM J. Res. Develop., vol. 14, pp. 117-124, Mar.
- [5] H. I. Smith, F. J. Bachner, and N. Efremow, "A high yield photolithographic technique for surface wave devices," J. Electrochem.
- Soc., vol. 118, pp. 821-825, May 1971.

  [6] H. I. Smith, "Fabrication techniques for surface-acoustic-wave and thin-film optical devices," Proc. IEEE, vol. 62, pp. 1361-1387, Oct. 1974.
- [7] M. Hatzakis, "Electron resists for microcircuits and mask produc-
- [8] H. N. Yu, R. H. Dennard, T. H. P. Chang, C. M. Osburn, V. Dilonardo, and H. E. Luhn, "Fabrication of a miniature 8K-bit memory chip using electron-beam exposure," J. Vac. Sci. Technol., vol. 12, pp. 1297-1300, Nov.-Dec. 1975.
- [9] F. H. Dill, A. R. Neureuther, J. A. Tuttle, and E. J. Walker, "Modeling projection printing of positive photoresists," IEEE Trans. Electron Devices (Special Issue on Pattern Generation and Microlithography), vol. ED-22, pp. 456-464, July 1975.
- [10] K. C. Hu, "A new technique of patterning evaporated metallic films," in Proc. Nat. Electron. Packaging and Production Conf., Jan.-Feb. 1967, pp. 541-548.
- [11] K. Grebe, I. Ames, and A. Ginzberg, "Masking of deposited thin films by means of an aluminum-photoresist composite," J. Vac. Sci. Technol., vol. 11, pp. 458-460, 1974.
- [12] V. A. Browne and K. D. Perkins, "A nonoverlapping gate chargecoupling technology for serial memory and signal processing applications," IEEE J. Solid-State Circuits (Special Issue on Charge-Transfer Devices), vol. SC-11, pp. 203-207, Feb. 1976.
- [13] I. A. Blech, J. F. Campbell, and W. H. Shepherd, "Discontinuities in evaporated aluminum interconnections," in Proc. 8th Reliability Symp., Las Vegas, NV, 1970, pp. 144-157.
- [14] A. J. Learn, "Electromigration effects in aluminum alloy metallization," J. Electron. Materials, vol. 3, pp. 531-552, 1974.



Dietrich W. Widmann received the Dipl. Phys. and Dr. Ing. degrees from the Technical University of Stuttgart, Stuttgart, Germany, in 1962 and 1965, respectively.

In 1965 he joined the Siemens AG, Munich, Germany, where he has been engaged in development of bipolar integrated circuit technology. Since 1971 he has been working on the technology of LSI MOS integrated circuits. His research activities are in the areas of photolithography, metallization, and passivation for

integrated circuits with micron and submicron features. Dr. Widmann is a member of the German Physical Society.

# **APPENDIX B**



# 1. IEEE journal of solid-state circuits.

**LCCN** 89657065

Type of material Periodical or Newspaper

Main title IEEE journal of solid-state circuits.

Published/Created New York, N.Y.: Institute of Electronics Engineers, ©1966-

Publication historyVol. SC-1, no. 1 (Sept. 1966)-Descriptionvolumes : illustrations ; 28 cm

Current frequencyMonthly, 1991-Former frequencyQuarterly, 1966-

Bimonthly, <1986->

 ISSN
 0018-9200

 Linking ISSN
 0018-9200

 LC classification
 TK7871.85 .123

Variant title Institute of Electrical and Electronics Engineers journal of solid state circuits

Portion of title Journal of solid-state circuits

Serial key title IEEE journal of solid-state circuits

Abbreviated title IEEE j. solid-state circuits

Related names IEEE Solid-State Circuits Council, issuing body.

IEEE Solid-State Circuits Society, issuing body.

**LC Subjects** Semiconductors--Periodicals.

Integrated circuits--Periodicals.
Solid state electronics--Periodicals.

Other Subjects Integrated circuits.

Semiconductors.

Solid state electronics.

Form/Genre Periodicals.

Periodicals.

Notes Issued by the IEEE Solid-State Circuits Council; by: IEEE Solid-State Circuits Society, 1997-

Indexed selectively by Chemical abstracts 0009-2258 1966-1982

Additional formats Also issued on CD-ROM.

Online version: IEEE journal of solid-state circuits 1558-173X (DLC) 2005214279

(OCoLC)44608277

CODEN IJSCBC

Postal reg no. 925080 USPS

Other system no. (OCoLC)ocm01589745

Invalid LCCN sn 78000342

Additional Links http://ieeexplore.ieee.org/servlet/opac?punumber=4

Content type text

Media type unmediated Carrier type volume

Source of description Latest issue consulted: Vol. 51, no. 12 (Dec. 2016) (surrogate).

**CALL NUMBER** TK7871.85 .123

Set 1

Request in Jefferson or Adams Building Reading Rooms

Older receipts v.1:no.1-v.40:no.6 (1966:Sept.-2005:June), v.40:no.9-v.43:no.3 (2005:Sept.-2008:Mar.),

v.43:no.6-v.44:no.5 (2008:June-2009:May), v.44:no.7-v.56:no.12 (2009:July-2021:Dec.) v.1:no.1-v.40:no.6 (1966:Sept.-2005:June), v.40:no.9-v.43:no.3 (2005:Sept.-2008:Mar.), v.43:no.6-v.44:no.5 (2008:June-2009:May), v.44:no.7-v.56:no.12 (2009:July-2021:Dec.)

CALL NUMBER TK7871.85 .123

Copy 1

Unbound issues

Request in Newspaper & Current Periodical Reading Room (Madison LM133)

Latest receipts v. 58, no. 8 (2023 Aug.)

v. 58, no. 7 (2023 July) v. 58, no. 6 (2023 June) v. 58, no. 5 (2023 May) v. 58, no. 4 (2023 Apr.) v. 58, no. 3 (2023 Mar.)

v. 58, no. 2 (2023 Feb.) v. 58, no. 1 (2023 Jan.) v. 57, no. 12 (2022 Dec.)

v. 57, no. 11 (2022 Nov.) v. 57, no. 10 (2022 Oct.) v. 57, no. 9 (2022 Sept.) v. 57, no. 8 (2022 Aug.) v. 57, no. 7 (2022 July) v. 57, no. 6 (2022 June)

v. 57, no. 5 (2022 May) v. 57, no. 4 (2022 Apr.) v. 57, no. 3 (2022 Mar.)

v. 57, no. 2 (2022 Feb.) v. 57, no. 1 (2022 Jan.) v. 44, no. 6 (2009 June)

LC CATALOG Library of Congress 101 Independence Ave., SE Washington, DC 20540

Questions? Ask a Librarian:

https://ask.loc.gov/

# **APPENDIX C**

# LIBRARY CATALOG

Search Navigation ▼



1 of 3



PERIODICAL OR NEWSPAPER

# IEEE journal of solid-state circuits

Full Record	MARC Tags
000	05020cas a2200973 a 4500
001	11362790
005	20211217065645.0
800	750901c19669999nyumr p 0 a0eng c
010	<b>a</b> 89657065   <b>z</b> sn 78000342
022	<b>a</b> 0018-9200   <b>I</b> 0018-9200   <b>2</b> 1
030	a IJSCBC
032	<b>a</b> 925080   <b>b</b> USPS
035	<b>a</b> (OCoLC)ocm01589745
040	a MUL  b eng  c MUL  d NSD  d YUS  d HUL  d SER  d NSD  d OCL  d AIP  d NST  d NSD   d DLC  d NST  d DLC  d NST  d IUL  d WAU  d MYG  d CUS  d MYG  d OCL  d SYS  d IEEE X  d OCLCQ  d NSD  d LVB  d CIT  d OCLCQ  d OCLCF  d CUS  d IUL  d UMC  d OCLCQ   d UMC  d CGU
042	a nsdp  a pcc
050	00   <b>a</b> TK7871.85   <b>b</b> .123
210	0_  a  EEE j. solid-state circuits
222	_0  a  EEE journal of solid-state circuits
245	00  a  EEE journal of solid-state circuits.
246	3_  a Institute of Electrical and Electronics Engineers journal of solid state circuits
246	30  a Journal of solid-state circuits
260	a New York, N.Y. :  b Institute of Electrical and Electronics Engineers,  c ©1966-
300	<b>a</b> volumes :   <b>b</b> illustrations ;   <b>c</b> 28 cm
310	<b>a</b> Monthly,   <b>b</b> 1991-
321	<b>a</b> Quarterly,   <b>b</b> 1966-

IVI	Lo catalog item memation (with a lage)
	<b>a</b> Bimonthly,   <b>b</b> <1986->
_	a text  b txt  2 rdacontent
_	a unmediated  b n  2 rdamedia
_	a volume  b nc  2 rdacarrier
0_	a Vol. SC-1, no. 1 (Sept. 1966)-
2_	<b>a</b> Chemical abstracts   <b>x</b> 0009-2258   <b>b</b> 1966-1982
	a Also issued on CD-ROM.
_	a Issued by the IEEE Solid-State Circuits Council; by: IEEE Solid-State Circuits Society, 1997-
	a Latest issue consulted: Vol. 51, no. 12 (Dec. 2016) (surrogate).
	a SERBIB/SERLOC merged record
_0	a Semiconductors  v Periodicals.
_0	a Integrated circuits  v Periodicals.
_0	a Solid state electronics  v Periodicals.
_6	<b>a</b> Électronique de l'état solide   <b>v</b> Périodiques.
_6	a Circuits électroniques  v Périodiques.
_7	a Integrated circuits.  2 fast  0 (OCoLC)fst00975535
_7	a Semiconductors.  2 fast  0 (OCoLC)fst01112198
_7	a Solid state electronics.  2 fast  0 (OCoLC)fst01125449
_7	<b>a</b> Periodicals.   <b>2</b> fast   <b>0</b> (OCoLC)fst01411641
_7	a Periodicals.  2 lcgft
2_	a IEEE Solid-State Circuits Council,  e issuing body.
2_	a IEEE Solid-State Circuits Society,  e issuing body.
80	i Online version:  t   IEEE   journal   of solid-state   circuits   x 1558-173X   w (DLC)   2005214279   w (OCoLC) 44608277
41	u http://ieeexplore.ieee.org/servlet/opac?punumber=4
33	<b>8</b> 1   <b>a</b> v.   <b>b</b> no.   <b>u</b> 6   <b>v</b> r   <b>i</b> (year)   <b>j</b> (month)   <b>w</b> b   <b>x</b> 02
40	<b>8</b> 1   <b>a</b> <5>-   <b>i</b> <1970>-   <b>x</b> provisional
	a IEEE journal of solid-state circuits.  i 89-657065
_	a 7  b cbc  c serials  d 3  e ncip  f 19  g n-oclcserc
	a Keep 1
	d 20020725  s Group Registration
	a srvf
	<b>e</b> eserial 200406
	<b>b</b> c-GenColl   <b>h</b> TK7871.85   <b>i</b> .I23   <b>w</b> SERIALS
_	b c-GenColl  h TK7871.85  i .123  p 00050772172  t Copy 1  v 1-2:Sept-Dec * 1966  w CCF
	b c-GenColl  h TK7871.85  i .123  p 00032911122  t Copy 1  v 28:1993 * 1993  w CCF
	b c-GenColl  h TK7871.85  i .123  p 00032910786  t Copy 1  v 29:1994 * 1994  w CCF
	2_  -0 -0 -0 -6 -6 -7 -7 -7 -7 -7 -7 2_ 08 41 33

991		b c-GenColl  h TK7871.85  i .123  p 00039961751  t Copy 1  v 30 * 1995  w CCF			
991		<b>b</b> c-GenColl   <b>h</b> TK7871.85   <b>i</b> .l23   <b>p</b> 00057703611   <b>t</b> Copy 1   <b>v</b> 31 May-Aug * 1996   <b>w</b> CCF			
991		b c-GenColl  h TK7871.85  i .l23  p 00057703933  t Copy 1  v 31 Sept-Dec * 1996  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00057703982  t Copy 1  v 31 1996 * 1996  w CCF			
991		<b>b</b> c-GenColl   <b>h</b> TK7871.85   <b>i</b> .l23   <b>p</b> 00058114704   <b>t</b> Copy 1   <b>v</b> 32 * 1997 Jan-Jun   <b>w</b> CCF			
991		b c-GenColl  h TK7871.85  i . 23  p 00058114674  t Copy 1  v 32 * 1997 Jul-Dec  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00023487901  t Copy 1  v 4-5 1969-70 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00023488243  t Copy 1  v 10 * 1975  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027986900  t Copy 1  v 13 1978 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027986894  t Copy 1  v 15 1980 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00001496475  t Copy 1  v 17:1-5 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00001496451  t Copy 1  v 18:1-6 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027962932  t Copy 1  v 20:1-6 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027962920  t Copy 1  v 21:1-6 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027962919  t Copy 1  v 22:1-6 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00001496463  t Copy 1  v 23:1-5 * 1988  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027948844  t Copy 1  v 24:1-6 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027948832  t Copy 1  v 25:1-3 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027948820  t Copy 1  v 25:4-6 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027948819  t Copy 1  v 26:1-6 * 1991  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 0000149644A  t Copy 1  v 27:1-6 * 8888  w CCF			
991		b c-GenColl  h TK7871.85  i .123  p 00027948996  t Copy 1  v 27:7-12 * 8888  w CCF			
992		b SER  w SERLOC			
Requ	quest this Item LC Find It				
<u> </u>					

Item Availability >

CALL NUMBER TK7871.85 .I23

Set 1

Request in Jefferson or Adams Building Reading Rooms

Status Not Charged


Older receipts v.1:no.1-v.40:no.6 (1966:Sept.-2005:June), v.40:no.9-v.43:no.3

(2005:Sept.-2008:Mar.), v.43:no.6-v.44:no.5 (2008:June-2009:May),

v.44:no.7-v.56:no.12 (2009:July-2021:Dec.)

CALL NUMBER	TK7871.85 .I23
	Copy 1
	Unbound issues
Request in	Newspaper & Current Periodical Reading Room (Madison LM133)
Status	Not Charged
Latest receipts	v. 58, no. 8 (2023 Aug.)
	v. 58, no. 7 (2023 July)
	v. 58, no. 6 (2023 June)
	v. 58, no. 5 (2023 May)
	v. 58, no. 4 (2023 Apr.)
	v. 58, no. 3 (2023 Mar.)
	v. 58, no. 2 (2023 Feb.)
	v. 58, no. 1 (2023 Jan.)
	v. 57, no. 12 (2022 Dec.)
	v. 57, no. 11 (2022 Nov.)
	v. 57, no. 10 (2022 Oct.)
	v. 57, no. 9 (2022 Sept.)
	v. 57, no. 8 (2022 Aug.)
	v. 57, no. 7 (2022 July)
	v. 57, no. 6 (2022 June)
	v. 57, no. 5 (2022 May)
	v. 57, no. 4 (2022 Apr.)
	v. 57, no. 3 (2022 Mar.)
	v. 57, no. 2 (2022 Feb.)
	v. 57, no. 1 (2022 Jan.)
	v. 44, no. 6 (2009 June)

# **APPENDIX D**



LC COPYRIGHT
0 022 782 460 8



Page 36 of 65

TK 7801 . 153

## **6 International Electron** vevices Meeting

San Franciso, CA December 11-13, 2006

Volume 2 of 2



**IEEE Catalog Number:** 

**ISBN** 

06CH37807 1-4244-0438-X

# 2006 International Electron Devices Meeting.

Technical digest.

San Francisco, CA December 11-13, 2006

Volume 2 of 2



**IEEE Catalog Number:** 

ISBN:

06CH37807 1-4244-0438-X

#### Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc. All Rights Reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number:

06CH37807

ISBN:

1-4244-0438-X

Library of Congress:

81-642284

#### Additional Copies of This Publication Are Available from:

**IEEE Service Center** 445 Hoes Lane Piscataway, NJ 08854 **IEEE Service Center** 445 Hoes Lane

Piscataway, NJ 08854

(800) 678-IEEE (732) 981-1393

Fax:

Phone:

(732) 981-9667

E-mail:

customer-service@ieee.org

Universal Relationship between Low-Field Mobility and High-Field Carrier Velocity in High-k and SiO2  Gate Dielectric MOSFETs.	1
Masumi Saitoh, Ken Uchida	
High Performing pMOSFETs on Si(110) for Application to Hybrid Orientation	
Technologies - Comparison of HfO2 and HfSiON	5
Siddarth A. Krishnan , H. Rusty Harris, Paul D. Kirsch, Cristiano Krug, Manuel Quevedo-Lopez, Chadwin Young, Byoung Hun Lee, Rino Choi, Naser Chowdhury, Sagar Suthram, Scott Thompson, Gennadi Bersuker, Rajarao Jammy	
Ni-based FUSI gates: CMOS Integration for 45nm node and beyond	
Practical Vth Control Methods for Ni-FUSI/HfSiON MOSFETs on SOI Substrates Koichi Terashima, Kenzo Manabe, Kensuke Takahashi, Koji Watanabe, Takashi Ogura, Motofumi Saitoh, Makiko Oshida, Nobuyuki Ikarashi, Toru Tatsumi, Hirohito Watanabe	13
Effect of Fluorine Incorporation on 1/f Noise of HfSiON FETs for Future Mixed-Signal CMOS	17
Suppression of Poly-Gate-Induced Fluctuations in Carrier Profiles of Sub-50nm MOSFETs	21
A large-area flexible wireless power transmission sheet using printed plastic MEMS switches and organic field-effect transistors	25
Tsuyoshi Sekitani, Makoto Takamiya, Yoshiaki Noguchi, Shintaro Nakano, Yusaku Kato, Kazuki Hizu, Hiroshi Kawaguchi, Takayasu Sakurai, Takao Someya	
Self-aligned printing of high-performance polymer thin-film transistors	29
How to Achieve High Mobility Thin Film Transistors by Direct Deposition of Silicon Using 13.56 MHz RF PECVD?	33
CH. Lee, A. Sazonov, J. Robertson, A. Nathan, M.R. Esmaeili-Rad, P. Servati, W.I. Milne	
Promising a-Si:H TFTs with High Mechanical Reliability for Flexible Display	37
High Stability, Low Leakage Nanocrystalline Silicon Bottom Gate Thin Film Transistors for AMOLED Displays	.41
Mohammad R. Esmaeili-Rad, Andrei Sazonov, Arokia Nathan	
Highly Stable Ga2O3-In2O3-ZnO TFT for Active-Matrix Organic Light-Emitting Diode Display	15
Application	43
Stacked low-power field-programmable antifuse memories for RFID on plastic	49
An Accurate Lifetime Analysis Methodology Incorporating Governing NBTI Mechanisms in High-k/SiO2	£2
Gate Stacks	33
Fundamental understanding and optimization of PBTI in nFETs with SiO2/HfO2 gate stack  E. Cartier, B. P. Linder, V. Narayanan, V. K. Paruchuri	57

New Observations on the Uniaxial and Biaxial Strain-Induced Hot Carrier and NBTI Reliabilities for 65nm Node CMOS Devices and Beyond	61
Steve S. Chung, D. C. Huang, Y. J. Tsai, C. S. Lai, C. H. Tsai, P. W. Liu, Y. H. Lin, C. T. Tsai, G. H. Ma, S. C. Chien, S. W. Sun	
Gate Leakage vs. NBTI in Plasma Nitrided Oxides: Characterization, Physical Principles, and Optimization	65
A.E. Islam, G. Gupta, S. Mahapatra, A.T. Krishnan, K. Ahmed, F. Nouri, A. Oates, M.A. Alam	
Characterization and Physical Origin of Fast Vth Transient in NBTI of pMOSFETs with SiON Dielectric	69
AC NBTI studied in the 1 Hz – 2 GHz range on dedicated on-chip CMOS circuits	73
SRAM Cell Static Noise Margin and VMIN Sensitivity to Transistor Degradation	. <b></b> 77
Prediction and Control of NBTI - Induced SRAM Vccmin Drift	81
J.C. Lin, A.S. Oates, H.C. Tseng, Y.P. Liao, T.H. Chung, K.C. Huang, P. Y. Tong, S.H. Yau, Y.F. Wang	
Plasma Co-polymerization Technology with Molecular-level Structure Tightening in filn-situfl SiOCH	0.
Stacks for 32nm-node Cu Interconnects	85
A 45 nm CMOS node Cu/Low-k/ Ultra Low-k PECVD SiCOH (k=2.4) BEOL Technology	89
DC-stress-induced Degradation of Analog Characteristics in HfxAl(1-x)O MIM Capacitors	93
Structural Evolution in LSI Devices Reducing Parasitic Effects toward RF/ubiquitous Applications	97
Structure, Design and Process Control for Cu Bonded Interconnects in 3D Integrated Circuits	101
3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 $\mu m$	
pitch through-Si vias B. Swinnen, W. Ruythooren, P. De Moor, L. Bogaerts, L. Carbonell, K. De Munck, B. Eyckens, S. Stoukatch, D. Sabuncuoglu Tezcan, Z. Tokei, J. Vaes, J. Van Aelst, E. Beyne	105
A Seamless Ultra-Thin Chip Fabrication and Assembly Process	109
Analysis of Dopant Diffusion and Defect Evolution during sub-millisecond Non-melt Laser Annealing	
based on an Atomistic Kinetic Monte Carlo Approach	112
Design and Optimization of nanoCMOS devices using predictive atomistic physicsbased process modeling	116
1 nm NiSi/Si Junction Design based on First-Principles Calculation for Ultimately Low Contact	
Resistance	<b> 12</b> 0

Quantitative identification for the physical origin of variable retention time: A vacancy-oxygen complex defect model	124
K. Ohyu, T. Umeda, K. Okonogi, S. Tsukada, M. Hidaka, S. Fujieda, Y. Mochizuki	
Comprehensive Simulation of Program, Erase and Retention in Charge Trapping Flash Memories	
Physical Modeling of Retention in Localized Trapping Nitride Memory Devices	132
Physics-based analytical model of chalcogenide-based memories for array simulation	136
Processes and Device Technologies for AlGaN/GaN High Electron Mobility Transistors	140
<b>Device Degradation Phenomena in GaN HFET Technology: Status, Mechanisms, and Opportunities</b> <i>E.L. Piner, S. Singhal, P. Rajagopal, R. Therrien, J.C. Roberts, T. Li, A.W. Hanson, J.W. Johnson, I.C. Kizilyalli, K.J. Linthicum</i>	144
Mechanisms for Electrical Degradation of GaN High-Electron Mobility Transistors	148
An Internally-matched GaN HEMT Amplifier with 550-watt Peak Power at 3.5 GHz	152
High PAE 1mm AlGaN/GaN HEMTs for 20 W and 43% PAE X-band MMIC Amplifiers	155
GaN HFET for W-band Power Applications	157
Carbon Nanotubes: From Growth, Placement and Assembly Control to 60mV/decade and Sub-60 mV/decade Tunnel Transistors	160
Directed assembly for carbon nanotube device fabrication	164
Polymer self assembly in semiconductor microelectronics	168
Self-Assembling DNA Nanostructures and DNA-Based Nanofabrication	172
Bio Nano Process: Fabrication of Nanoelectronic Devices Using Protein Supramolecules	175
Novel Anisotropic Strain Engineering on (110)-Surface SOI CMOS Devices using Combination of Local/Global Strain Techniques	179
Electron Transport Properties of Ultrathin-body and Tri-gate SOI nMOSFETs with Biaxial and Uniaxial Strain	183
Toshifumi Irisawa, Toshinori Numata, Tsutomu Tezuka, Naoharu Sugiyama, Shin-ichi Takagi	
Mobility and Strain Effects on <110>/(110) SiGe channel pMOSFETs for High Current Enhancement	187

Design and Fabrication of MOSFETs with a Reverse Embedded SiGe (Rev. e-SiGe) Structure Ricardo A. Donaton, Dureseti Chidambarrao, Jeff Johnson, Paul Chang, Yaocheng Liu, W. Kirklen Henson, Judson Holt, Xi Li, Jinghong Li, Anthony Domenicucci, Anita Madan, Ken Rim, Clement Wann	191
Strained Silicon-Germanium-on-Insulator N-MOSFETs Featuring Lattice Mismatched Source/Drain Stressor and High-Stress Silicon Nitride Liner	195
Carrier Transport Characteristics of Sub-30 nm Strained N-Channel FinFETs Featuring Silicon-Carbon Source/Drain Regions and Methods for Further Performance Enhancement	199
A 65nm CMOS SOC Technology Featuring Strained Silicon Transistors for RF Applications	203
Investigation of the low-field leakage through high-k interpoly dielectric stacks and its impact on nonvolatile memory data retention	206
Defects spectroscopy in SiOby statistical random telegraph noise analysis	210
Read Current Instability Arising from Random Telegraph Noise in Localized Storage, Multi-Level SONOS Flash Memory	214
Anomalously Large Threshold Voltage Fluctuation by Complex Random Telegraph Signal in Floating Gate Flash Memory	218
Reliability Model of Bandgap Engineered SONOS (BE-SONOS)	222
EXPERIMENTAL EXTRACTION OF THE CHARGE CENTROID AND OF THE CHARGE TYPE IN THE P/E OPERATION OF SONOS MEMORY CELLS	226
Highly Scalable and Reliable Multi-bit/cell Nitride Trapping Nonvolatile Memory Using Enhanced ANS-ONO Process with A Nitridized Interface	230
1T MEMS Memory Based on Suspended Gate MOSFET	234
CAPACITIVE BULK ACOUSTIC WAVE SILICON DISK GYROSCOPES	238
CMOS compatible Multiple Power-Output MEMS Radioisotope µ-Power Generator	242
A Post-CMOS Concave-Suspending MEMS Process in Standard Silicon Wafers for High-Performance Solenoidal-DNA-Configured Micro-Transformers	246
Full wafer integration of NEMS on CMOS by nanostencil lithography	250

A Formation of Si Native Oxide Membrane Using High-Selectivity Etching and Applications for Nano- Pipe Array and Micro-Diaphragm on Si Substrate	
WIRELESS INTEGRATED MICROSYSTEMS: Coming Breakthroughs in Health Care	
The analog challenge of nanometer CMOS	
New Paradigms in the Silicon Industry	
Thermoelectric Energy Conversion in Nanostructures	282
Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4	206
nm Radius Nanowires	200
Observation of Single Electron Tunneling and Ballistic Transport in Twin Silicon Nanowire MOSFETs (TSNWFETs) Fabricated by Top-Down CMOS Process	290
Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-	20.1
Orientation and Low Temperature on Device Performance  N. Singh, F. Y. Lim, W. W. Fang, S. C. Rustagi, L. K. Bera, A. Agarwal, C. H. Tung, K. M. Hoe, S. R.  Omampuliyur, D. Tripathil, A. O. Adeyeyel, G. Q. Lo, N. Balasubramanian, D. L. Kwong	434
Three Dimensionally Stacked SiGe Nanowire Array and Gate-All-Around p-MOSFBTs  L. K. Bera, H. S. Nguyen, N. Singh, T. Y. Liow, D. X. Huang, K. M. Hoe, C. H. Tung, W. W. Fang, S. C. Rustagi, Y. Jiang, G. Q. Lo, N. Balasubramanian, D. L. Kwong	
Dual-gate silicon nanowire transistors with nickel silicide contacts.  J. Appenzeller, J. Knoch, E. Tutuc, M. Reuter, S. Guha	302
First Demonstration of AC Gain From a Single-walled Carbon Nanotube Common-Source Amplifier	306
A 0.127 µm2 High Performance 65nm SOI Based embedded DRAM for on-Processor Applications	310
Floating Body RAM Technology and its Scalability to 32nm Node and Beyond	314
Floating Body Cell with Independently-Controlled Double Gates for High Density Memory	318
A 58nm Trench DRAM Technology	322
A 3D Packaging Technology for 4 Gbit Stacked DRAM with 3 Gbps Data Transfer M.K. Peripherals	326

Status and Outlook of MRAM Memory Technology	330
Adjacent-Reference and Self-Reference Sensing Scheme with Novel Orthogonal Wiggle MRAM Cell	334
Pseudomorphic InP/InGaAs Heterojunction Bipolar Transistors (PHBTs) Experimentally Demonstrating fT = 765 GHz at 25°C Increasing to fT = 845 GHz at -55°C	338
Recent Advances in InP DHBT Manufacturing Technology	342
Monolithic integration of thermally stable enhancement-mode and depletion-mode InAlAs/InGaAs/InP HEMTs utilizing Ir-gate and Ag-ohmic contact technologies Weifeng Zhao, Niu Jin, Guang Chen, Liang Wang, Ilesanmi Adesida	346
A Low-Cost, High-Performance, High-Voltage Complementary BiCMOS Process	350
A New Device Phenomenon in Cryogenically-Operated SiGe HBTs	354
High Temperature Stable [Ir3Si-TaN]/HfLaON CMOS with Large Work-Function Difference	358
Highly Manufacturable Single Metal Gate Process Using Ultra-Thin Metal Inserted Poly-Si Stack (UT-	2.50
MIPS)	362
Single Metal Gate on High-k Gate Stacks for 45nm Low Power CMOS	366
Band Edge n-MOSFETs with High-k/Metal Gate Stacks Scaled to EOT=0.9nm with Excellent Carrier Mobility and High Temperature Stability	370
Simplified manufacturable band edge metal gate solution for NMOS without a capping layer	374
Low VT Mo(O,N) metal gate electrodes on HfSiON for sub-45nm pMOSFET Devices	378
Comparative Scalability of PVD and CVD TiN on HfO2 as a Metal Gate Stack for FDSOI cMOSFETs down to 25nm Gate Length and Width	382

A novel in situ plasma treatment for damage-free metal/high-k gate stack RIE process	
High performance Ge pMOS devices using a Si-compatible process flow	
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Krishna C. Saraswat, Chi On Chui, Donghyun Kim, Tejas Krishnamohan, Abhijit Pethe	395
Unexpected mobility degradation for very short devices: A new challenge for CMOS scaling	399
Transistor Performance Scaling: The Role of Virtual Source Velocity and Its Mobility Dependence	403
Novel Approach to MOS Inversion Layer Mobility Characterization with Advanced Split C-V and Hall Factor Analyses	407
Guideline for Low-temperature-operation Technique to Extend CMOS Scaling	411
Future of Strained Si/Semiconductors in Nanoscale MOSFETs	415
A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL H. Nii, T. Sanuki, Y. Okayama, K. Ota, T. Iwamoto, T. Fujimaki, T. Kimura, R. Watanabe, T. Komoda, A. Eiho, K. Aikawa, H. Yamaguchi, R. Morimoto, K. Ohshima+, T. Yokoyama, T. Matsumoto, K. Huchimine, Y. Sogo, S. Shino+, S. Kanai, T. Yamazaki	419
High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography  S. Narasimha, K. Onishi, H. M. Nayfeh, A. Waite, M. Weybright, J. Johnson, C. Fonseca, D. Corliss, C. Robinson, M. Crouse, D. Yang, C-H.J. Wu, A. Gabor, T. Adam, I. Ahsan, M. Belyansky, L. Black, S. Butt, J. Cheng, A. Chou, G. Costrini, C. Dimitrakopoulo	423
A Cost-Effective Low Power Platform for the 45-nm Technology Node	427
Challenges and Opportunities for High Performance 32nm CMOS Technology	431
Technology Elements and Chip Design for Low Power Applications  Terence B. Hook	435
A Screening Methodology for VMIN Drift in SRAM Arrays with Application to Sub-65nm Nodes	439
Impact of Stochastic Mismatch on Measured SRAM Performance of FinFETs with Resist/Spacer-Defined Fins: Role of Line-Edge-Roughness  A. Dixit, K. G. Anil, E. Baravelli, P. Roussel, A. Mercha, C. Gustin, M. Bamal, E. Grossar, R. Rooyackers, E. Augendre, M. Jurczak, S. Biesemans, K. De Meyer	443
A novel dual mode capacitor biosensor for real-time, label-free DNA detection	447

CMOS Integrated DNA Microarray Based on GMR Sensors	451
Electrical modeling of a biochip for genetic manipulation of single cells	455
High-Q Micromachined Silver Passives and Filters	459
Novel Monolithic Integration of RF-MEMS Switch with CMOS-IC on Organic Substrate for Compact RF System	463
RF CMOS-MEMS Switch with Low-Voltage Operation for Single-Chip RF LSIs	467
The Traps that cause Breakdown in Deeply Scaled SiON Dielectrics	471
Long term gate dielectric stress – a timely method?	
Universality of Off-State Degradation in Drain Extended NMOS Transistors	479
Enhanced Gate Induced Drain Leakage Current in HfO2 MOSFETs due to Remote Interface Trap-Assisted Tunneling	483
Substrate injection induced ultrafast degradation in HfO2/TaN/TiN gate stack MOSFET	487
Frequency Dependent Charge-Pumping, How deep does it probe?	491
Highly Manufacturable 32Gb Multi - Level NAND Flash Memory with 0.0098 µm2 Cell Size using TANOS(Si - Oxide - Al2O3 - TaN) Cell Technology	495
Improved post-cycling characteristic of FinFET NAND Flash	499
Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30nm Node	503
A Multi-Layer Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory Erh-Kun Lai, Hang-Ting Lue, Yi-Hsuan Hsiao, Jung-Yu Hsieh, Chi-Pin Lu, Szu-Yu Wang, Ling-Wu Yang, Tahone Yang, Kuang-Chao Chen, Jeng Gong, Kuang-Yeu Hsieh, Rich Liu, Chih-Yuan Lu	50
Manufacturing Technologies for a Highly Reliable, 0.34 um2-Cell, 64 Mb, and 1T1C FRAM	51

Full Integration of Highly Manufacturable 512Mb PRAM based on 90nm Technology	
Electrical characterization of anomalous cells in phase change memory arrays	519
Ta2O5 Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories	523
Critical Quenching Speed Determining Phase of Ge2Sb2Te5 in Phase-Change Memory	527
Ultra-Thin Phase-Change Bridge Memory Device Using GeSb	531
Thermally Robust Multi-layer Non-Volatile Polymer Resistive Memory	535
Nonvolatile SRAM Cell	539
Erase Mechanism for Copper Oxide Resistive Switching Memory Cells with Nickel Electrode, Tzu-Ning Fang, Swaroop Kaza, Sameer Haddad, An Chen, Yi-Ching (Jean) Wu, Zhida Lan, Steven Avanzino, Dongxiang Liao, Chakku Gopalan, Seungmoo Choi, Sara Mahdavi, Matthew Buynoski, Yvonne Lin, Christie Marrian, Colin Bill, Michael VanBuskirk	543
High Speed Unipolar Switching Resistance RAM (RRAM) Technology	547
Excellent uniformity and reproducible resistance switching characteristics of doped binary metal oxides for non-volatile resistance memory applications	551
Self-Consistent and Efficient Electro-Thermal Analysis for Poly/Metal Gate FinFETs	555
Modeling Study of InSb Thin Film For Advanced III-V MOSFET Applications	559
Three-Dimensional Full-Band Simulations of Si Nanowire Transistors	563
Simulation of Carbon nanotube FETs including hot-phonon and self-heating effects	567
A Comprehensive Study of Carbon Nanotube Based Transistors: The Effects of Geometrical, Interface Barrier, and Scattering Parameters	571
Self-Consistent Simulation of Hybrid Spintronic Devices	575

Self-Aligned n- and p-channel GaAs MOSFETs on Undoped and P-type Substrates Using HfO2 and Silicon Interface Passivation Layer
InJo Ok, H. Kim, M. Zhang, T. Lee, F. Zhu, L. Yu, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, Jack C. Lee
GaAs p- and n-MOS devices integrated with novel passivation (plasma nitridation and AlN-surface passivation) techniques and ALD-HfO2/TaN gate stack
Fei Gao, S. J. Lee, Rui Li, S. J. Whang, S. Balakumar, D. Z. Chi, Chia Ching Kean, S. Vicknesh, C. H. Tung, DL. Kwong
Scaling Behavior of In0.7Ga0.3As HEMTs for Logic
Short wavelength lasers based on GaAs and GaN substrate for DVD and Blu-ray technology
1.5 µm Emission from a Silicon MOS-LED Based on a Dislocation Network
Highly Efficient GaN-Based LEDs with Photonic Crystals Replicated from Patterned Si Substrates
Novel Nickel-Alloy Silicides for Source/Drain Contact Resistance Reduction in N-Channel Multiple-Gate Transistors with Sub-35nm Gate Length
Doreen M.Y. Lai, Guo-Qiang Lo, Chih-Hang Tung, Ganesh Samudra, Dong-Zhi Chi, Yee-Chia Yeo  Suppression of Anomalous Gate Edge Leakage Current by Control of Ni Silicidation Region using Si Ion  Implantation Technique
Optimization of Sub-Melt Laser Anneal: Performance and Reliability
Integration of Sub-melt Laser Annealing on Metal Gate CMOS Devices for Sub 50 nm Node DRAM
Relaxation-Free Strained SiGe with Super Anneal for 32nm High Performance PMOS and beyond
Suppression of Defect Formation and Their Impact on Short Channel Effects and Drivability of pMOSFET with SiGe Source/Drain
Y. S. Kim, Y. Shimamune, M. Fukuda, A. Katakami, A. Hatada, K. Kawamura, H. Ohta, T. Sakuma, Y. Hayami, H. Morioka, J. Ogura, T. Minami, N. Tamura, T. Mori, M. Kojima, K. Sukegawa, K.Hashimoto, M.Miyajima, S. Satoh, T. Sugii
Experimental Demonstrations of Superior Characteristics of Variable Body-Factor (.) Fully-Depleted SOI  MOSFETs with Extremely Thin BOX of 10 nm
Performance and Variability Comparisons between Multi-Gate FETs and Planar SOI Transistors

A Novel Electrode-Induced Strain Engineering for High Performance SOI FinFET utilizing Si (110)  Channel for Both N and PMOSFETs	34
Fully Integrated Advanced Bulk FinFETs Architecture Featuring Partially-Insulating Technique for DRAM Cell Application of 40nm Generation and Beyond	
High-Performance FinFET with Dopant-Segregated Schottky Source/Drain	12
Highly Manufacturable TiN Metal Gate Nanorod Transistors Realized on Silicon-On-ONO (SOONO)	16
Substrate	+0
1.8 m.cm2, 10 A Power MOSFET in 4H-SiC	50
Shinsuke Harada, Makoto Kato, Kenji Suzuki, Mitsuo Okamoto, Tsutomu Yatsuo, Kenji Fukuda, Kazuo Arai  A Normally-off AlGaN/GaN Transistor with RonA=2.6m.cm2 and BVds=640V Using Conductivity	
Modulation	
High-Breakdown Enhancement-Mode AlGaN/GaN HEMTs with Integrated Slant Field-Plate 65 C. S. Suh, Y. Dora, N. Fichtenbaum, L. McCarthy, S. Keller, U. K. Mishra	58
A 1.7mm-Square 3.2kV Low Leakage Current Si MOSFET Pad	61
XtreMOS.: The First Integrated Power Transistor Breaking the Silicon Limit	65
Floating Islands and Thick Bottom Oxide Trench Gate MOSFET (FITMOS) with Passive Hole Gate	69
Can InAlN/GaN be an alternative to high power / high temperature AlGaN/GaN devices?	73
Transport in deca-nanometric MOSFETs: from bandstructure to on-currents	77
Theoretical Investigation Of Performance In Uniaxially- and Biaxially-Strained Si, SiGe and Ge Double-Gate p-MOSFETs	81
Fully quantum self-consistent study of ultimate DG-MOSFETs including realistic scattering using a Wigner Monte-Carlo approach	85
Multi-Subband-Monte-Carlo investigation of the mean free path and of the kT layer in degenerated quasi ballistic nanoMOSFETs	89
Random Impurity Scattering Induced Variability in Conventional Nano-Scaled MOSFETs: Ab initio Impurity Scattering Monte Carlo Simulation Study	93

Monte Carlo Simulation of deca-nanometer MOSFETs for Analog/Mixed-signal and RF applications Simone Eminente, Nicola Barin, Pierpaolo Palestri, Claudio Fiegna, Enrico Sangiorgi	697
Carrier Transport in (110) nMOSFETs: Subband Structures, Non-Parabolicity, Mobility Characteristics, and Uniaxial Stress Engineering	701
Ken Uchida, Atsuhiro Kinoshita, Masumi Saitoh	
25 nm Planar Bulk SONOS-type Memory with Double Tunnel Junction	704
Multi-level p+ tri-gate SONOS NAND string arrays	708
<b>4-Bit Double SONOS Memories (DSMs) Using Single-Level and Multi-Level Cell Schemes</b> Chang Woo Oh, Na Young Kim, Sung Hwan Kim, Yong Lack Choi, Sung In Hong, Hyun Jun Bae, Jin Bum Kim, Kong Soo Lee, Yong Seok Lee, Nam Myun Cho, Dong-Won Kim, Donggun Park, Byung-Il Ryu	712
Fast erasing and highly reliable MONOS type memory with HfO2 high-k trapping layer and Si3N4/SiO2 tunneling stack	716
Y. Q. Wang, D. Y. Gao, W. S. Hwang, C. Shen, G. Zhang, G. Samudra, YC. Yeo, W. J. Yoo	
Suppression of lateral charge redistribution using advanced impurity trap memory for improving high temperature retention	720
Fujieda, Hirohito Watanbe  Novel Charge Trap Devices with NCBO Trap Layers for NVM or Image Sensor	724
Lithography Challenges for 32nm Technologies and Beyond	728
Advanced FinFET CMOS Technology: TiN-Gate, Fin-Height Control and Asymmetric Gate Insulator Thickness 4T-FinFETs	732
Yongxun Liu, Takashi Matsukawa, Kazuhiko Endo, Meishoku Masahara, Kenichi Ishii, Shin-ichi O'uchi, Hiromi Yamauchi, Junichi Tsukada, Yuki Ishikawa, Eiichi Suzuki	
Doubling or quadrupling MuGFET fin integration scheme with higher pattern fidelity, lower CD	
variation and higher layout efficiency	736
Novel 3D integration process for highly scalable Nano-Beam stacked-channels GAA (NBG) FinFETs with HfO2/TiN gate stack	740
A.Toffoli, C. Vizioz, S. Borel, F. Andrieu, V. Delaye, D. Lafond, G. Rabillé, JM. Hartmann, M. Rivoire, B. Guillaumot	
Improving the Cell Characteristics Using Low-k Gate Spacer in 1Gb NAND Flash Memory	744
Novel Enhanced Stressor with Graded Embedded SiGe Source/Drain	
for High Performance CMOS Devices	748

High-Performance and Low-Power CMOS Device Technologies Featuring Metal/High-k Gate Stacks with Uniaxial Strained Silicon Channels on (100) and (110) Substrates	752
y Vamamoto, Y. Nagahama, Y. Hagimot	
High-Performance PMOS Devices on (110)/<111'> Substrate/Channel with Multiple Stressors	756
J. Wolfage Operations in Bulk CMOS Logic Circuits with Depart Segregated Schottky	2
Croo/Drain Transistors	760
T. Kinoshita, R. Hasumi, M. Hamaguchi, K. Miyashita, T. Komoda, A. Kinoshita, J. Koga, K. Adachi, Y. Toyoshima, T. Nakayama, S. Yamada, F. Matsuoka	
Direct Silicon Bonded (DSB) Substrate Solid Phase Epitaxy (SPE) Integration Scheme Study for High	
Performance Bulk CMOS	764
Comprehensive Study on Injection Velocity Enhancement in Dopant-Segregated Schottky MOSFETs	768
A Novel Resistivity Measurement Technique for Scaled-down Cu Interconnects Implemented to	
Reliability-focused Automobile Applications	772
A Variable Current Exponent Model for Electromigration Lifetime Relaxation in Short Cu Interconnects  Young-Joon Park, Ki-Don Lee, William R. Hunter	
Impact of copper contacts on CMOS front-end yield and reliability	
Laser-Based Defect Localization on Integrated Circuits  Edward I. Cole Jr.	784
Unique ESD Failure Mechanism in a MuGFET Technology	
Effect of ESD Layout on the Assembly Yield and Reliability	792
Field Effect Diode (FED): A novel device for ESD protection in deep sub-micron SOI technologies	796
Random Telegraph Signal in CMOS Image Sensor Pixels	800
Low-noise Imaging System with CMOS Sensor for High-Quality Imaging  Hirofumi Sumi	804
1/2.5fl 8 mega-pixel CMOS Image Sensor with enhanced image quality for DSC application	808
Fully Optimized Cu based process with dedicated cavity etch for 1.75µm and 1.45µm pixel pitch CMOS	017
Image Sensors  M. Cohen, F. Roy, D. Herault, Y. Cazaux, A. Gandolfi, JP. Reynard, C. Cowache, E. Bruno, T. Girault, J. Vaillant, F. Barbier, Y. Sanchez, N. Hotellier, O.LeBorgne, C. Augier, A. Inard, T. Jagueneau, C. Zinck, J. Michailos, F. Mazaleyrat	812

CMOS Imager with Copper Wiring and Lightpipe	816
A highly reliable Amorphous Silicon photosensor for above IC CMOS image sensor	820
High performance Hybrid and Monolithic Backside Thinned CMOS Imagers realized using a new	000
integration process	823
High Density 3-D Integration Technology for Massively Parallel Signal Processing in Advanced Infrared Focal Plane Array Sensors  D. Temple, C. A. Bower, D. Malta, J. E. Robinson, P. R. Coffman, M. R. Skokan, T. B. Welch	827
WireFET Technology for 3-D Integrated Circuits	831
High Current Drive in Ultra-Short Impact Ionization MOS (I-MOS) Devices	835
Ultra High-speed Novel Bulk Thyristor-SRAM (BT-RAM) Cell with Selective Epitaxy Anode (SEA)	839
Noble High Density Probe Memory using Ferroelectric Media beyond Sub-10 nm Generation	843
Thermal Select MRAM with a 2-bit Cell Capability for beyond 65 nm Technology Node	847
Exploring the Prospects for a Nanometer-scale Gene Chip	851
Experimental Study on Quantum Structure of Silicon Nano Wire and Its Impact on Nano Wire MOSFET and Single-Electron Transistor	855
PSP-based compact FinFET model describing dc and RF measurements	858
G.D.J. Smit, A.J. Scholten, N. Serra, R.M.T. Pijper, R. van Langevelde, A. Mercha, G. Gildenblat, D.B.M. Klaassen	
A New Surface Potential Based Poly-Si TFT Model for Circuit Simulation	862
Surface Potential Based poly-Si Thin-Film Transistor Model for SPICE	866
Physics-Based Photodiode Model Enabling Consistent Opto-Electronic Circuit Simulation	870
Noise Modeling in Lateral Asymmetric MOSFET	874
Performance Boost using a New Device Design Methodology Based on Characteristic Current for Low-Power CMOS	878
E. Yoshida, Y. Momiyama, M. Miyamoto, T. Saiki, M. Kojima, S. Satoh, T. Sugji	

Circuit Technologies for Reducing the Power of SOC and Issues on Transistor Models	
Efficiency improvement of LDMOS transistors for base stations: towards the theoretical limit	
Hole Trapping and de-Trapping Effects in LDMOS Devices under Dynamic Stress	
Analysis and Modeling of Lateral Non-Uniform Doping in High-Voltage MOSFETs	894
Fundamental Power and Frequency Limits of Deeply-Scaled CMOS for RF Power Applications	898
Integrated On-Chip Inductors with Magnetic Films	902
On-Chip Integrated Inductors with Ferrite Thin-films for RF IC	906
Practical Work Function Tuning Based on Physical and Chemical Nature of Interfacial Impurity in Ni- FUSI/SiON and HfSiON Systems	910
A Novel CMP-Less Integration Scheme For Dual Work Function Ni-FUSI CMOS  S. Kubicek, J-F de Marneffe, C.Vrancken, T.Chiarella, C. Kerner, S. Mertens, B. Eyckens, A. Delabie, A.Veloso, T. Hoffman, A. Lauwers, J.A. Kittl, M. Jurczak, S. Biesemans, P. P. Absil	914
SiN Gate Dielectric with Oxygen-enriched Interface (OI-SiN) Utilizing Dual-core-SiQN Technique for hp65-SoC LOP Application  Shimpei Tsujikawa, Hiroshi Umeda, Takashi Hayashi, Kazuhiro Ohnishi, Katsuya Shiga, Kazumasa Kawase, Jiro Yugami, Hidefumi Yoshimura, Masahiro Yoneda	918
Impact of Very Low Hf Concentration (Hf=6%) Cap Layer on Performance and Reliability Improvement of HfSiON -CMOSFET with EOT Scalable to 1nm	922
Cost Worthy and High Performance LSTP CMIS; Poly-Si/HfSiON nMIS and Poly-Si/TiN/HfSiON pMIS T. Hayashi, Y. Nishida, S. Sakashita, M. Mizutani, S. Yamanari, M. Higashi, T. Kawahara, M. Inoue, J. Yugami, J. Tsuchimoto, K. Shiga, N. Murata, H. Sayama, T. Yamashita, H. Oda, T. Kuroi, T. Eimori, Y. Inoue	926
In-depth Investigation of Hf-based High-k Dielectrics as Storage Layer of Charge-Trap NVMs	930
Tetragonal Phase Stabilization by Doping as an Enabler of Thermally Stable HfO2 based MIM and MIS Capacitors for sub 50nm Deep Trench DRAM	934

## A Normally-off AlGaN/GaN Transistor with $R_{on}A{=}2.6m\Omega cm^2$ and $BV_{ds}{=}640V$ Using Conductivity Modulation

Yasuhiro Uemoto, Masahiro Hikita, Hiroaki Ueno, Hisayoshi Matsuo, Hidetoshi Ishida, Manabu Yanagihara, Tetsuzo Ueda, Tsuyoshi Tanaka and Daisuke Ueda

Semiconductor Device Research Center, Semiconductor Company, Matsushita Electric - Panasonic 1 Kotari-yakemechi, Nagaokakyo-shi, Kyoto 617-8520, JAPAN Phone: +81-75-956-9083, FAX: +81-75-956-9110, e-mail: uemoto.yasuhiro@jp.panasonic.com

#### Abstract

We report a normally-off GaN-based transistor using conductivity modulation, which we call GIT (Gate Injection Transistor). This new device principle utilizes hole-injection from p-AlGaN to AlGaN/GaN heterojunction, which increases electron density in the depleted channel resulting in dramatic increase of the drain current owing to the conductivity modulation. The fabricated GIT exhibits the threshold voltage of 1.0V with high maximum drain current of 200mA/mm. The obtained on-state resistance ( $R_{on}\cdot A$ ) and off-state breakdown voltage ( $BV_{ds}$ ) are  $2.6m\Omega\cdot cm^2$  and 640V, respectively. These values are the best ones ever reported for GaN-based normally-off transistors.

#### Introduction

AlGaN/GaN heterojunction field effect transistors (HFETs) are widely investigated for high power switching applications. Most of the reported AlGaN/GaN HFETs are normally-on type taking advantage of the inherent high sheet carrier density caused by built-in polarization electric field [1-2]. Aiming at practical applications, normally-off operation is strongly desired for AlGaN/GaN HFETs in order to make the GaN devices compatible with currently used Si-based power MOSFETs / IGBTs for safety operation. Since the interfacial carriers are caused by the difference of the inherent fixed charges between GaN and AlGaN, reduction of the Al mole fraction and the thickness of AlGaN is effective to reduce those carriers and thereby to shift the threshold voltage. This approach results in reduced drain current as well as lower potential barrier to the gate. So far, high enough drain current with normally-off operation for AlGaN/GaN HFETs has never been reported [3-10].

In this paper, we demonstrate a new concept of GaN-based normally-off transistor called GIT (Gate Injection Transistor). The GIT utilizes hole injection from p-type gate to 2DEG region bringing out the conductivity modulation as is observed in IGBTs[11]. This new concept realizes high current driving capability even with normally-off operation.

#### Principle of GIT operation

The most notable feature of the GIT is p-AlGaN gate formed over undoped AlGaN/GaN hetero-structure as shown in Fig.1(a). The p-AlGaN lifts up the potential at the channel, which ends up with normally-off operation as shown in the band diagram of Fig.1(b). Fig.2 illustrates the basic operation of the GIT. At the gate voltages up to the forward built-in voltage  $V_f$  of the pn junction at the gate, the GIT is operated as a field effect transistor. Further increase of the gate voltage exceeding the  $V_f$  results in the hole injection to the channel from the p-AlGaN. The injection of the electrons from the channel to the gate is well suppressed by the hetero-barrier at AlGaN/GaN. The injected holes generate the equal numbers of electrons to keep charge neutrality at the channel. The generated electrons are moved by the drain bias with high mobility, while the injected holes




Fig.1 A schematic illustration of (a) GIT structure and (b) calculated band diagram of GIT at the gate bias of 0V. The epitaxial structure is designed to serve normally-off operations.

stay around the gate because the hole mobility is two order of magnitude lower than that of the electron. This results in significant increase of the drain current keeping the low gate current. Fig. 3 shows distribution of holes and electrons in the




Fig. 2 A schematic illustration of GIT operation varying gate voltages: (a) without hole injection at Vg < Vf, (b) with hole injection at Vg > Vf.




Fig.3 Distribution of holes and electrons in GITs varying gate voltages by 2D simulation: (a) Vgs=2V: without hole injection, (b) Vgs=6V: with hole injection.

GIT obtained by 2D-simulation at two gate voltages. At  $V_{\rm gs}$  of 6V, hole injection into i-GaN as well as the increase of electron concentration is confirmed, while no hole is injected at  $V_{\rm gs}$  of 2V. Fig.4 is the simulated sheet density of electrons and holes at the channel as a function of gate voltages, which indicates dramatic increase of carrier density at the gate voltages over the  $V_{\rm f}$ .




Fig.4 Calculated total charge density of holes and electrons integrated at entire depth in GIT varying gate voltages. The increased number of electrons are generated by the hole injection at higher gate voltage.

#### Device structure and fabrication

Fig. 5 shows the cross sectional SEM image of the fabricated GIT. A p-AlGaN/AlGaN/GaN hetero-epitaxial structure is grown on a cost-effective silicon substrate. In order to realize the normally-off operation, the Al mole fraction and the thickness of i-AlGaN are optimized to be 15% and 25nm, respectively. The p-type gate is formed by inductively coupled plasma (ICP) dry etching. The used gate




Fig.5 Cross sectional SEM image of GIT on a Si substrate.

and source/drain metals are Pd and Ti/Al, respectively. The gate length defined by the p-AlGaN width is 2.0μm and a gate-drain spacing is 7.5μm. The device is isolated by ion implantation of Boron.

#### **Device Performance**

Fig.6 and 7 summarize the DC characteristics of the fabricated GIT comparing with those of the conventional Schottky-gate FET. As shown in the figures, the forward gate voltage of 6V can be applied while the forward gate voltage is limited up to 2V in the conventional FET. No current-offset is observed at zero drain-bias as seen in Fig.6,




Fig.6 Ids-Vds characteristics of fabricated GIT (Ron·A= $2.6m\Omega$ ·cm2, Imax=200mA/mm).




Fig.7 Ids-Vgs and gm-Vgs characteristics of fabricated (a) GIT and (b) MESFET.

implying the complete suppression of the gate current. The GIT exhibits peculiar transconductance characteristics with two peaks as seen in Fig.7. The device is operated as an FET up to the Vgs of 3V. Further increase of the Vgs superlinearly increases the Ids corresponding to the second g peak, which is the direct evidence of the hole injection. Thus, this operation principle enables low on-state resistance with high drain current. The fabricated GIT exhibits the threshold voltage of 1.0V with high maximum drain current of 200mA/mm. The obtained on-state resistance (Ron-A) and off-state breakdown voltage (BV  $_{ds})$  are  $2.6 m\Omega \cdot cm^2$  and 640V, respectively as shown in Fig.6 and 8. The cut-off (fr) and the maximum frequency of oscillation (fmax) are extracted to be 4.2GHz and 10.7GHz, respectively as shown in Fig.9, which are as comparably high as the reported values of Schottky-gate normally-on AlGaN/GaN power FETs [1].

In addition to the normally-off operation, suppression of the current collapse has been strongly desired for the GaN-




Fig.8 The off-state breakdown characteristics of GIT exhibiting the breakdown voltage of 640V.




Fig.9 Frequency response of GIT. The cut-off and maximum oscillation frequency are extracted to be 4.2GHz and 10.7GHz, respectively.

based power switching devices. Fig.10 shows the results of the pulsed I-V measurements for the GIT with different initial bias conditions. The almost identical I-V characteristics imply that the GIT is operated free from the current collapse phenomena. The GIT is a conductivity modulated device so that it is not affected by the fixed charges trapped either at the surface or in the bulk GaN.




Fig.10 Pulsed Ids-Vds characteristics of fabricated GIT. Two sets of initial bias are used (Vgs=0V, Vds=0V and Vgs=0V, Vds=60V). The used pulse width and period are 0.5μs and 1ms, respectively.




Fig.11 State-of-the-art Ron A and breakdown voltage of normally-off GaN-based devices comparing with those of Si-based devices. The obtained results for the GIT is the best value among the reported values.

#### Conclusion

We have successfully developed a new normally-off AlGaN/GaN transistor with high drain current. The transistor called GIT effectively utilizes hole-injection from the p-AlGaN resulting in dramatic increase of the drain current at high gate voltages owing to the conductivity modulation. The resultant R<sub>on</sub>·A and breakdown voltage are the best values among those of the reported GaN-based normally-off devices as summarized in Fig.11. The presented GIT is advantageous for power switching application replacing with currently used Si-based power MOSFETs and IGBTs.

#### References

- (1) M. Hikita, M. Yanagihara, K. Nakazawa, H. Ueno, Y. Hirose, T. Ueda, Y. Uemoto, T. Tanaka, D. Ueda, and T. Egawa, "350V/150A AlGaN/GaN power HFET on Silicon substrate with source-via grounding (SVG) structure," IEDM Technical Digests, pp. 803-806, December 2004.
- (2) W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda, I. Omura, and H. Ohashi, "High breakdown voltage AlGaN/GaN power-HEMT design and igh current density switching behavior," *IEEE Trans. Electron Devices*, vol.50, no.12, pp.2528-2531, Dec, 2003.
- (3) N. Ikeda, J. Li, and S. Yoshida, "Normally-off operation power AlGaN/GaN HFET," Proceedings of 2004 International Symposium on Power Semiconductor Devices & ICs, pp. 369-372.
- (4) W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda, and I. Omura, "Recessed-Gate Structure Approach Toward Normally Off High-Voltage AlGaN/GaN HEMT for Power Electronics Applications," IEEE Trans. Electron Devices, vol.53, no.2, pp.356-362, February, 2006.
- (5) M. A. Khan, Q. Chen, C. J. Sun, J. W. Yang, M. Blasingame, M. S. Shur, and H. Park, "Enhancement and depletion mode GaN/AlGaN heterostructure field effect transistors," *Appl. Phys. Lett.* vol.68, no.4, pp.514-516, January, 1996.
- (6) W. B. Lanford, T.Tanaka, Y. Otoki, and I. Adesida, "Recessed-gate enhancement-mode GaN HEMT with high threshold voltage," *Electron. Lett.* vol.41, no.7, pp.449-450, March, 2005.
- (7) S. Jia, Y. Cai, D. Wang, B. Zhang, K. M. Lau, and K. J. Chen, "Enhancement-Mode AlGaN/GaN HEMTs on Silicon Substrate," IEEE Trans. Electron Devices, vol.53, no.6, pp.1474-1477, June, 2006.
- (8) T.Palacios, C. S. Suh, A. Chakraborty, S. Keller, S. P. DenBaars, U. K. Mishra, "High-Performance E-Mode AlGaN/GaN HEMTs," *IEEE Electron Device Lett.*, vol.27, no.6, pp.428-430, June, 2006.
- (9) X. Hu, G. Simin, J. Yang, M. A. Khan, R. Gaska, and M. S. Shur, "Enhancement-mode AlGaN/GaN HFET with selectively grown pn junction gate," *Electron. Lett.* vol.36, pp.753-754, 2000.
- (10) M. Kuroda, H. Ishida, T. Ueda, T. Tanaka, "Normally-off Operation of Non-polar AlGaN/GaN HFETs Grown on R-plane Sapphire," Ex. Abstract SSDM, pp. 470-471, 2005.
- (11) B. J. Baliga, M. S. Adler, P. V. Gray, and R. P. Love, "The Insulated Gate Rectifier (IGR)," *IEDM Technical Digests*, pp. 264-267, December 1982.

## **APPENDIX E**



#### 1. Technical digest

LCCN 81642284

Type of material Periodical or Newspaper

Meeting name International Electron Devices Meeting.

Main title Technical digest / International Electron Devices Meeting.

Published/Created New York: Institute of Electrical and Electronics Engineers, 1973-

Publication history 1973-

**Description** volumes : illustrations ; 28 cm

Some years in multiple v.

 Current frequency
 Annual

 ISSN
 0163-1918

 Linking ISSN
 0163-1918

 LC classification
 TK7801 .153

Continues International Electron Devices Meeting. International Electron Devices Meeting [technical

program] (OCoLC)10447449

Variant title Some issues have title: International Electron Devices Meeting

**IEEE International Electron Devices Meeting** 

Cover title IEDM technical digest

Serial key title Technical digest - International Electron Devices Meeting

Abbreviated title Tech. dig., Int. Electron Devices Meet.

**Related names** Institute of Electrical and Electronics Engineers.

IEEE Group on Electron Devices. IEEE Electron Devices Society.

**LC Subjects** Electronic apparatus and appliances--Congresses.

Other Subjects Electronic apparatus and appliances.

Form/Genre Congresses.

Conference papers and proceedings.

Notes Sponsored by: IEEE Group on Electron Devices, <1973-1975>; Electron Devices Society of

IEEE, <1977-1982>.

Indexed by Chemical abstracts 0009-2258

Reproduction no./Source Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, N.J.

Additional formats Online version: International Electron Devices Meeting. Technical digest 2156-017X (DLC)

2010200235 (OCoLC)578808502

CODEN TDIMD5

Dewey class no. 621.381/028

National bib agency no. 009857694

Other system no. (OCoLC)ocm03799851

Invalid LCCN sn 78005339

Additional Links http://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1000245

Content type text

Media type unmediated
Carrier type volume

**Source of description** Latest issue consulted: 2006.

CALL NUMBER Electronic Resource
Request in .Electronic Journal

Electronic file info Electronic copy from HathiTrust <a href="http://catalog.hathitrust.org/Record/001090018">http://catalog.hathitrust.org/Record/001090018</a>

CALL NUMBER TK7801 .153

Set 1

**Request in** Jefferson or Adams Building Reading Rooms

**Latest receipts** 2012 2010

Older receipts 1973-1975, 1977-2000

1973-1975, 1977-2000

LC CATALOG Library of Congress 101 Independence Ave., SE Washington, DC 20540

Questions? Ask a Librarian:

https://ask.loc.gov/

## **APPENDIX F**

## LIBRARY CATALOG





1 of 1



#### PERIODICAL OR NEWSPAPER

### Technical digest

Full Record	MA	ARC Tags
000	02857cas a2200613 a 4500	
001	1124	88470
005	2021	11224065701.0
800	7804	113c19739999nyuar 1 a0eng c
010		<b>a</b> 81642284   <b>z</b> sn 78005339
016	7_	<b>a</b> 009857694   <b>2</b> Uk
022	0_	<b>a</b> 0163-1918   <b>I</b> 0163-1918   <b>2</b> 1
030		a TDIMD5
035		a (OCoLC)ocm03799851
037		<b>b</b> Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, N.J.
040	_	a TOL  b eng  c TOL  d NSD  d OCL  d DLC  d OCL  d SER  d DLC  d NST  d DLC  d AIP  d NST  d DLC  d AIP  d NST  d DLC  d AIP  d NST  d NST  d NST  d NST  d NST  d MYG  d CAS  d MYG  d OCLC Q  d MYG  d DLC  d AMAZN  d OCLCQ  d DLC  d UKMGB  d OCLCQ  d OCLCF  d OCL  d OCLCO  d OCLCA  d GILDS  d OCLCQ  d CGU
042	_	a pcc  a nsdp
050	00	<b>a</b> TK7801   <b>b</b> .153
082	0_	<b>a</b> 621.381/028   <b>2</b> 19
111	2_	a International Electron Devices Meeting.
210	0_	a Tech. dig., Int. Electron Devices Meet.
222	_0	a Technical digest - International Electron Devices Meeting
245	10	a Technical digest /  c International Electron Devices Meeting.
246	1_	i Some issues have title:  a International Electron Devices Meeting
246	14	a IEDM technical digest
246	3_	a IEEE International Electron Devices Meeting

23, 12.43 F W		Lo Catalog - Item mormation (WARC Tags)
260		a New York :  b Institute of Electrical and Electronics Engineers,  c 1973-
300		a volumes :  b illustrations ;  c 28 cm
310	_	<b>a</b> Annual
336		a text  b txt  2 rdacontent
337		a unmediated  b n  2 rdamedia
338		a volume  b nc  2 rdacarrier
362	0_	<b>a</b> 1973-
510	0_	a Chemical abstracts  x 0009-2258
515	_	a Some years in multiple v.
550	_	a Sponsored by: IEEE Group on Electron Devices, <1973-1975>; Electron Devices Society of IEEE, <1977-1982>.
588		a Latest issue consulted: 2006.
590		a SERBIB/SERLOC merged record
650	_0	a Electronic apparatus and appliances  v Congresses.
650	_7	a Electronic apparatus and appliances.  2 fast  0 (OCoLC)fst00906772
655	_4	a Congresses.
655	_7	a Conference papers and proceedings.  2 fast  0 (OCoLC)fst01423772
710	2_	a Institute of Electrical and Electronics Engineers.
710	2_	a IEEE Group on Electron Devices.
710	2_	a IEEE Electron Devices Society.
776	08	i Online version:  a International Electron Devices Meeting.  t Technical digest  x 2156-017X  w (DLC) 2010200235  w (OCoLC)578808502
780	00	a International Electron Devices Meeting.  t International Electron Devices Meeting [technical program]  w (OCoLC)10447449
850	_	a AzU  a CU  a CU-    a CaAEU  a CaMWU  a DLC  a FU  a laAS  a LU  a MCM  a MdU  a MiDW  a MiU  a NIC  a  NSyU  a NjR  a OrCS  a PU  a TxDaM  a TxU  a UPB  a UU  a ViBIbV
859	41	u http://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1000245
906		a 7  b cbc  c serials  d 3  e ncip  f 19  g n-oclcserc
920		<b>a</b> Keep 1
984		a srvf
985		e eserial 200406
991		<b>b</b> c-GenColl   <b>h</b> TK7801   <b>i</b> .I53   <b>w</b> SERIALS
992		b B/L  w SERLOC

Request this Item

LC Find It

CALL NUMBER	Electronic Resource	
Request in	.Electronic Journal	
Links available	Electronic copy from HathiTrust  http://catalog.hathitrust.org/Record/001090018 🗗	
CALL NUMBER	TK7801 .I53 Set 1	
Request in	Jefferson or Adams Building Reading Rooms	
Status	c.1 2009 In Process 01-12-2011	
Latest receipts	2012 2010 2009 2006, v. 2 2006, v. 1 2005 2003 2002	
Older receipts	1973-1975, 1977-2000	