

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

**BOE Technology Group Co., Ltd.
Petitioner**

v.

**Optronic Sciences LLC
Patent Owner**

Inter Partes Review No.: IPR2025-00239

**DECLARATION OF DR. R. JACOB BAKER IN REGARDING CLAIMS 1-
21 OF U.S. PATENT NO. 8,502,757**

I hereby declare under penalty of perjury under the laws of the United States of America that the following is true and correct, and that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true. I understand that willful false statements are punishable by fine or imprisonment or both under Section 1001 of Title 18 of the United States Code.

March 7, 2025
Date



Dr. R. Jacob Baker

TABLE OF CONTENTS

	Page
I. INTRODUCTION	1
II. BACKGROUND AND QUALIFICATION	1
A. Industry Experience.....	2
B. Academic Experience.....	7
C. Other Relevant Experience.....	9
III. DOCUMENTS AND OTHER MATERIALS RELIED UPON	10
IV. STATUTORY GROUNDS FOR CHALLENGE	11
V. RELEVANT PATENT LAW AND LEGAL STANDARDS.....	11
A. Date of Invention.....	11
B. Anticipation	11
C. Obviousness.....	12
D. Claim Construction.....	14
E. Section 112(f) Means Plus Function	16
F. Section 112 Definiteness.....	17
G. Standard of Proof.....	18
VI. THE 757 PATENT	18
A. Overview of the 757 Patent	18
B. Overview of the 757 patent’s File History	19
C. Person of Ordinary Skill in the Art	19
D. Claim Construction Under 37 C.F.R. § 42.104(b)(3)	20
a. [1e] “an input unit...”	21
b. [1f] “a voltage adjustment unit...”	22
c. [1g] “a couple unit...”	23
d. [1h] “a driving unit...”	24
e. [1i] “a first reset unit...”	25
f. [1j] “a second reset unit...”	26
g. [1l] “an emission enable unit...”	27

h.	Abridged Claim Listing Summary	28
a.	Primary Construction.....	29
b.	Alternative Construction.....	31
VII.	OVERVIEW OF THE PRIOR ART REFERENCES	31
A.	EX1004 – Kim406.....	31
B.	EX1005 – Kim730.....	31
C.	EX1006 – Senda.....	31
D.	Analogous Art	31
VIII.	GROUND 1: CLAIMS 1-12 AND 14-19 ARE ANTICIPATED BY KIM406.....	32
A.	Claim 1	32
B.	Claim 2:	48
C.	Claim 3:	48
D.	Claim 4:	49
E.	Claim 5:	49
F.	Claim 6:	49
G.	Claim 7:	49
H.	Claim 8:	49
I.	Claim 9:	50
J.	Claim 10:	50
K.	Claim 11:	50
L.	Claim 12:	50
M.	Claim 14:	50
N.	Claim 15:	51
O.	Claim 16:	51
P.	Claim 17:	51
Q.	Claim 18:	59
R.	Claim 19:	60
IX.	GROUND 2: CLAIMS 1-20 ARE OBVIOUS OVER THE COMBINATION OF KIM406 AND KIM730	61

A.	Combination Rationale.....	61
B.	Claims 13, 20.....	63
C.	Claims 1-20	64
X.	GROUND 3: CLAIMS 1-21 ARE ANTICIPTED BY SENDA.....	64
A.	Senda's Modified Third Embodiment.....	64
B.	Claim 1	70
C.	Claim 2:	90
D.	Claim 3:	90
E.	Claim 4:	91
F.	Claim 5:	91
G.	Claim 6:	91
H.	Claim 7:	91
I.	Claim 8:	91
J.	Claim 9:	92
K.	Claim 10:	92
L.	Claim 11:	92
M.	Claim 12:	92
N.	Claim 13:	93
O.	Claim 14:	93
P.	Claim 15:	93
Q.	Claim 16:	93
R.	Claim 17:	95
S.	Claim 18:	104
T.	Claim 19:	104
U.	Claim 20	105
V.	Claim 21	106
XI.	GROUND 4: CLAIMS 1-21 ARE OBVIOUS OVER SENDA	106
A.	Claims 1-21	106
B.	Claim 21	109

INDEX OF EXHIBITS

Exhibit No.	Description
1001	U.S. Patent No. 8,502,757 (“ 757 patent ”)
1002	Declaration of R. Jacob Baker, Ph.D., P.E.
1003	File History of U.S. Patent No. 8,502,757
1004	U.S. 2007/0103406 (“ Kim406 ”)
1005	U.S. 2005/0110730 (“ Kim730 ”)
1006	U.S. 2009/0040150 (“ Senda ”)
1007	R. Jacob Baker, et al., CMOS Circuit Design, Layout, and Simulations (1st ed. 1998)
1008	U.S. Pat. App. Pub. No. 2007/0170990 (“ Park ”)
1009	Order Setting Jury Selection for May 4, 2026
1010	Patent Owner’s Infringement Contentions for the 757 patent dated January 21, 2025
1011	Dong-Wook Park, et. al., <i>53.5: High-Speed AMOLED Pixel Circuit and Driving Scheme</i> , SID 10 Digest (2010).
1012	Jung Chul Kim, et. al., <i>A Novel OLED Pixel Circuit with Controllable Threshold Voltage Compensation Time</i> , IDW ’19 (2019).
1013	Chih-Lung Lin, et. al., <i>Compensation Pixel Circuit to Improve Image Quality for Mobile AMOLED Displays</i> , IEEE Journal of Solid-State Circuits (2018).
1014	Docket Sheets Search
1015	Curriculum Vitae of Dr. R. Jacob Baker

CHART OF CLAIMS	
[1pre]	An organic light emitting display, comprising:
[1a]	a data line for transmitting a data signal;
[1b]	a first scan line for transmitting a first scan signal;
[1c]	a second scan line for transmitting a second scan signal;
[1d]	a transmission line for transmitting an emission signal;
[1e]	an input unit, electrically connected to the data line and the first scan line, for outputting a preliminary control voltage according to the data signal and the first scan signal;
[1f]	a voltage adjustment unit, electrically connected to the transmission line and the input unit, for adjusting the preliminary control voltage according to the emission signal and a second reference voltage;
[1g]	a couple unit, electrically connected to the input unit and the voltage adjustment unit, for adjusting a control voltage through coupling a change of the preliminary control voltage;
[1h]	a driving unit, electrically connected to the couple unit, for providing a driving current and a driving voltage according to the control voltage and a first power voltage;
[1i]	a first reset unit, electrically connected to the driving unit and the second scan line, for resetting the driving voltage according to the second scan signal and a first reference voltage;
[1j]	a second reset unit, electrically connected to the driving unit, the first reset unit and the first scan line, for resetting the control voltage according to the first scan signal and the driving voltage;
[1k]	an organic light emitting diode for generating output light according to the driving current; and
[1l]	an emission enable unit, electrically connected to the transmission line, the driving unit and the organic light emitting diode, for providing a control of furnishing the driving current to the organic light emitting diode according to the emission signal.
[2]	The organic light emitting display of claim 1, wherein the input unit comprises a first transistor, the first transistor having a first end electrically connected to the data line, a gate end electrically connected to the first scan line, and a second end electrically connected to the voltage adjustment unit and the couple unit.
[3]	The organic light emitting display of claim 2, wherein the first transistor comprises a thin film transistor or a field effect transistor.

CHART OF CLAIMS
[4] The organic light emitting display of claim 1, wherein the driving unit comprises a second transistor, the second transistor having a first end for receiving the first power voltage, a gate end for receiving the control voltage, and a second end for outputting the driving current and the driving voltage.
[5] The organic light emitting display of claim 4, wherein the second transistor comprises a thin film transistor or a field effect transistor.
[6] The organic light emitting display of claim 1, wherein the couple unit comprises a capacitor electrically connected between the input unit and the driving unit.
[7] The organic light emitting display of claim 1, wherein the first reset unit comprises a third transistor, the third transistor having a first end for receiving the first reference voltage, a gate end electrically connected to the second scan line, and a second end electrically connected to the driving unit, the second reset unit and the emission enable unit.
[8] The organic light emitting display of claim 7, wherein the third transistor comprises a thin film transistor or a field effect transistor.
[9] The organic light emitting display of claim 1, wherein the second reset unit comprises a fourth transistor, the fourth transistor having a first end electrically connected to the driving unit, the first reset unit and the emission enable unit, a gate end electrically connected to the first scan line, and a second end electrically connected to the couple unit and the driving unit.
[10] The organic light emitting display of claim 9, wherein the fourth transistor comprises a thin film transistor or a field effect transistor.
[11] The organic light emitting display of claim 1, wherein the voltage adjustment unit comprises a fifth transistor, the fifth transistor having a first end for receiving the second reference voltage, a gate end electrically connected to the transmission line, and a second end electrically connected to the input unit and the couple unit.
[12] The organic light emitting display of claim 11, wherein the fifth transistor comprises a thin film transistor or a field effect transistor.
[13] The organic light emitting display of claim 11, wherein the second reference voltage is the first power voltage.
[14] The organic light emitting display of claim 1, wherein the emission enable unit comprises a sixth transistor, the sixth transistor having a first end electrically connected to the driving unit, the first reset unit and the second reset unit, a gate end electrically connected to the transmission line, and a second end electrically connected to the organic light emitting diode.

CHART OF CLAIMS
[15] The organic light emitting display of claim 14, wherein the sixth transistor comprises a thin film transistor or a field effect transistor.
[16] The organic light emitting display of claim 1, wherein the organic light emitting diode comprises an anode electrically connected to the emission enable unit and a cathode for receiving a second power voltage.
[17pre] A driving method, comprising:
[17a] outputting a preliminary control voltage by an input unit according to a data signal and a first scan signal;
[17b] adjusting the preliminary control voltage by a voltage adjustment unit according to an emission signal and a second reference voltage;
[17c] adjusting a control voltage by a couple unit through coupling a change of the preliminary control voltage;
[17d] providing a driving current and a driving voltage by a driving unit according to the control voltage and a power voltage;
[17e] resetting the driving voltage by a first reset unit according to a second scan signal and a first reference voltage;
[17f] resetting the control voltage by a second reset unit according to the first scan signal and the driving voltage;
[17g] generating output light by an organic light emitting diode according to the driving current;
[17h] providing a control of furnishing the driving current to the organic light emitting diode by an emission enable unit according to the emission signal;
[17i] providing the first scan signal with a first level to the input unit and the second reset unit, providing the second scan signal with the first level to the first reset unit, providing the emission signal with a second level different from the first level for disabling a voltage adjusting operation of the voltage adjustment unit and disabling a current furnishing operation of the emission enable unit, and providing the data signal to the input unit during a first interval;
[17j] outputting the preliminary control voltage by the input unit according to the data signal and the first scan signal during the first interval;
[17k] resetting the driving voltage by the first reset unit according to the second scan signal and the first reference voltage during the first interval;
[17l] resetting the control voltage by the second reset unit according to the first scan signal and the driving voltage during the first interval;
[17m] switching the second scan signal from the first level to the second level for disabling a resetting operation of the first reset unit during a second interval following the first interval;

CHART OF CLAIMS
[17n] performing a threshold voltage compensation operation on the control voltage by the second reset unit and the driving unit according to the first scan signal and the power voltage during the second interval;
[17o] switching the first scan signal from the first level to the second level for disabling a resetting operation of the second reset unit and disabling an inputting operation of the input unit during a third interval following the second interval;
[17p] switching the emission signal from the second level to the first level during a fourth interval following the third interval;
[17q] adjusting the preliminary control voltage by the voltage adjustment unit according to the emission signal and the second reference voltage during the fourth interval;
[17r] adjusting the control voltage by the couple unit through coupling a change of the preliminary control voltage during the fourth interval;
[17s] providing the driving current by the driving unit according to the control voltage and the power voltage during the fourth interval;
[17t] furnishing the driving current to the organic light emitting diode by the emission enable unit according to the emission signal during the fourth interval; and
[17u] generating output light by the organic light emitting diode according to the driving current during the fourth interval.
[18] The driving method of claim 17, wherein the second level is greater than the first level.
[19] The driving method of claim 17, wherein the first level is greater than the second level.
[20] The driving method of claim 17, wherein the second reference voltage is the power voltage.
[21] The driving method of claim 17, wherein a length of the second interval is greater than a length of the first interval.

I. INTRODUCTION

I, R. Jacob Baker, declare as follows:

1. My name is R. Jacob Baker. I have been asked by Petitioner BOE Technology Group Co. Ltd. (“Petitioner”) to provide my expert opinions in support of the above-identified petition for *inter partes* review of claims 1-21 (“Challenged Claims”) of U.S. Patent No. 8,502,757 (“757 patent,” EX1001), owned by Optronic Sciences LLP (“PO”), pursuant to 35 U.S.C. §§311–19 and 37 C.F.R. §42.100.

2. I currently hold the opinions set forth in this declaration.

3. In summary, it is my opinion that the references cited below render obvious the Challenged Claims. My detailed opinions on the claims are set forth below.

4. I am being compensated for my time at the rate of \$765 per hour. This compensation is not contingent upon my performance, the outcome of this matter, or any issues involved in or related to this matter.

II. BACKGROUND AND QUALIFICATION

5. My qualifications generally are set forth in my Curriculum Vitae, which is attached as EX1015 and also includes a list of the publications I have authored and a list of the other cases in which I have testified during the last four years.

6. I have been working as an Engineer since 1985 and I have been teaching Electrical and Computer Engineering courses since 1991. I am currently a Professor Emeritus of Electrical and Computer Engineering at the University of Nevada, Las Vegas (“UNLV”).

7. I received B.S. and M.S. degrees in Electrical Engineering from UNLV in 1986 and 1988, respectively. I received my Ph.D. in Electrical Engineering from the University of Nevada, Reno, in 1993.

8. My doctoral research, culminating in the award of a Ph.D., investigated the use of power MOSFETs in the design of very high peak power, and high-speed, instrumentation. I developed techniques to reliably stack power MOSFETs to switch higher voltages, that is, greater than 1,000 V and 100 Amps of current with nanosecond switching times. This work was reported in the paper entitled “Transformerless Capacitive Coupling of Gate Signals for Series Operation of Power MOSFET Devices,” published in the IEEE Transactions on Power Electronics. The paper received the Best Paper Award in 2000.

A. Industry Experience

9. I have done technical and expert witness consulting for over 200 companies and their subsidiaries since I started working as an engineer in 1985. From 1985 to 1993, I worked for EG&G Energy Measurements and the Lawrence Livermore National Laboratory designing nuclear diagnostic instrumentation for

underground nuclear weapon tests at the Nevada test site. During this time, I designed, and oversaw the fabrication of, over 30 electronic and electro-optic instruments, including high-speed cable and fiber-optic receiver/transmitters, PLLs, frame and bit-syncs, data converters, streak-camera sweep circuits, Pockel's cell drivers, micro-channel plate gating circuits, charging circuits for battery backup of equipment for recording test data, and analog oscilloscope electronics.

10. My work during this time, as one example, had a direct impact on my doctoral research work using power MOSFETs, subsequent publishing efforts, and industry designs. In addition to the 2000 Best Paper Award from the IEEE Power Electronics Society, I published several other papers in related areas while working in industry. I hold a patent, Patent No. 5,874,830, in the area of power supply design, titled, "Adaptively biased voltage regulator and operating method," which was issued on February 23, 1999. I have designed dozens of linear and switching power supplies for commercial products and scientific instrumentation.

11. I am a licensed Professional Engineer and have extensive industry experience in circuit design, fabrication, and manufacture of Dynamic Random Access Memory (DRAM) semiconductor integrated circuit chips, Phase-Change Random Access Memory (PCRAM) chips, and CMOS Image Sensors (CISs) at Micron Technology, Inc. ("MTI") in Boise, Idaho. I spent considerable time working on the development of flash memory chips while at MTI. My efforts

resulted in more than a dozen patents relating to flash memory. One of my projects at MTI included the development, design, and testing of circuit design techniques for a multi-level cell (MLC) flash memory using signal processing. This effort resulted in higher-density memories for use in solid-state drives and flash memory cards having an ATA interface that are ubiquitous in consumer electronics, including cameras and data storage systems. Further, the use of higher-density memory can result in fewer changes in the flash translation layer for logical-to-physical addressing, less need for garbage collection, and larger data segments that can improve a computing system's performance. Another project I worked on at MTI focused on the design of buffers for high-speed double-data rate DRAM, which resulted in around 10 U.S. patents in buffer design. Among many other experiences, I led the development of the delay locked loop (DLL) in the late 1990s so that MTI DRAM products could transition to the DDR memory protocol, used in mobile and non-mobile (server, desktop, cell phones, tablets, etc.) computing systems as main computer memory, for addressing and controlling accesses to memory via interprocess communications (IPC) with the memory controller (MC). I provided technical assistance with MTI's acquisition of Photobit during 2001 and 2002, including transitioning the manufacture of CIS products into MTI's process technology. Further, I did consulting work at Sun Microsystems and then Oracle on the design of memory modules during 2009 and

2010. This work entailed the design of low-power, high-speed, and wide interconnection methods with the goal of transmitting data to/from the memory module and the MC at higher speeds.

12. I have extensive experience in the development of instrumentation and commercial products in a multitude of areas including: integrated electrical/biological circuits and systems, array (memory, imagers, and displays) circuit design, CMOS analog and digital circuit design, diagnostic electrical and electro-optic instrumentation for scientific research, CAD tool development and online tutorials, low-power interconnect and packaging techniques, design of communication/interface circuits (to meet commercial standards such as USB, firewire, DDR, PCIe, SPI, etc.), circuit design for the use and storage of renewable energy, and power electronics. For example, a part of my research at Boise State, for many years, focused on the use of Thru-Silicon-Vias (TSVs), aka Thru-Wafer Vias (TWVs), for high-density 3D packaging. These packaging techniques were utilized in the memory module development work I did with Sun Microsystems and Oracle. As another example, I designed circuitry for use in implementing Universal Serial Bus (USB) interface circuits while I did consulting at Tower Semiconductor. I designed PCI communication circuits for IPC between a Graphics Processor Unit (GPU) and memory while consulting for Rendition, Inc. From 1994 to 1996, I worked on the design of displays at Micron Display and

Micron Technology, Inc. (“Micron”) in Boise, Idaho. This work was at a time when cathode ray tubes (CRTs) were still the dominant type of display. Flat panel displays were being developed with the hope of replacing CRTs in the consumer market. I worked on flat panel displays which resulted in 5 patents: 5,598,156, 5,638,085, 5,818,365, 5,894,293, and 5,909,201. I worked on the design of the pixels, both active and passive, as well as the supporting electronics for processing video signals. I was also involved with the evaluation of display technologies including liquid crystal displays (LCDs), light-emitting diodes, plasma displays, and organic light emitting diode (OLED) displays; the display technologies that were looking to displace CRTs in the consumer market. I was involved with the packaging of the displays including the vacuum sealing and deposition of the phosphors for light wavelength conversion. I also taught display design as a topic in my courses and did display design consulting again in industry for Cirque in 2013.

13. My current research work is focused in part on the design of integrated circuits for wireless sensing using LIDAR (LIght Detection And Ranging). I have worked with several companies in the development of these circuits and systems including Freedom Photonics, Aerius Photonics, and FLIR. In the early 1990s, I worked on wireless systems for wideband impulse radar while at Lawrence Livermore Laboratory. Further, part of my research for several years

focused on the digitization of IQ channels using delta-sigma modulation. The knowledge and experience gained from this effort are reflected in my textbook CMOS Mixed-Signal Circuit Design and a presentation, which I have present-ed at several universities and companies,
http://cmosedu.com/jbaker/papers/talks/BP_DSM_talk.pdf.

B. Academic Experience

14. I was an adjunct faculty member in the Electrical Engineering departments of UNLV and UNR from 1991-1993. From 1993 to 2000, I served on the faculty at the University of Idaho as an Assistant Professor and then as a tenured Associate Professor of Electrical Engineering. In 2000, I joined a new Electrical and Computer Engineering program at Boise State University (“BSU”), where I served as department chair from 2004 to 2007. At BSU, I helped establish graduate programs in Electrical and Computer Engineering including, in 2006, the university’s second Ph.D. degree. In 2012, I re-joined the faculty at UNLV. Over the course of my career as a professor, I have advised more than 100 masters and doctoral students.

15. I have been recognized for my contributions as an educator in the field. While at Boise State University, I received the President’s Research and Scholarship Award (2005), Honored Faculty Member recognition (2003), and Outstanding Department of Electrical Engineering Faculty recognition (2001). In

2007, I received the Frederick Emmons Terman Award (the “Father of Silicon Valley”). The Terman Award is bestowed annually upon an outstanding young electrical/computer engineering educator in recognition of the educator’s contributions to the profession. In 2011, I received the IEEE Circuits and Systems Education Award. I received the Tau Beta Pi Outstanding Electrical and Computer Engineering Professor Award every year it was awarded while I have been back at UNLV.

16. I have authored several books and papers in the electrical and computer engineering area. My published books include CMOS Circuit Design, Layout, and Simulation (Baker, R.J., Wiley-IEEE, ISBN: 9781119481515 (4th ed., 2019)) and CMOS Mixed-Signal Circuit Design (Baker, R.J., Wiley-IEEE, ISBN: 9780470290262 (2nd ed., 2009) and ISBN: 9780471227540 (1st ed., 2002)). I co-authored DRAM Circuit Design: Fundamental and High-Speed Topics (Keeth, B., Baker, R.J., Johnson, B., and Lin, F., Wiley-IEEE, ISBN: 9780470184752 (2008)), DRAM Circuit Design: A Tutorial (Keeth, B. and Baker, R.J., Wiley-IEEE, ISBN: 0-7803-6014-1 (2001)), and CMOS Circuit Design, Layout and Simulation (Baker, R.J., Li, H.W., and Boyce, D.E., Wiley - IEEE, ISBN: 9780780334168 (1998)). I contributed as an editor and co-author on several other electrical and computer engineering books.

C. Other Relevant Experience

17. I have performed technical and expert witness consulting for more than 200 companies and their subsidiaries and given more than 50 invited talks at conferences, companies, and universities. Further, I am the author or co-author of more than 100 papers and presentations in the areas of electrical and computer engineering design, fabrication, and packaging.

18. I currently serve, or have served, as a volunteer on the IEEE Press Editorial Board (1999-2004); as editor for the Wiley-IEEE Press Book Series on Microelectronic Systems (2010-2018); as the Technical Program Chair of the 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS 2015); on the IEEE Solid-State Circuits Society (SSCS) Administrative Committee (2011-2016); as a Distinguished Lecturer for the SSCS (2012-2015); the Technology Editor (2012-2014) and Editor-in-Chief (2015-2020) for IEEE Solid-State Circuits Magazine; IEEE Kirchhoff Award Committee (2020-2023); and advisor for the student branch of the IEEE at UNLV (2013-2024). These meetings, groups, and publications are intended to allow researchers to share and coordinate research. My active participation in these meetings, groups, and publications allowed me to *See* what other researchers in the field have been doing.

19. In addition to the above, I am an IEEE Fellow for contributions to semi-conductor memory design and a member of the honor societies Eta Kappa Nu and Tau Beta Pi.

III. DOCUMENTS AND OTHER MATERIALS RELIED UPON

20. In forming the opinions set forth in this declaration, I have reviewed the documents in the following table:

Exhibit No.	Description
1001	U.S. Patent No. 8,502,757 (“ 757 patent ”)
1002	Declaration of R. Jacob Baker, Ph.D., P.E.
1003	File History of U.S. Patent No. 8,502,757
1004	U.S. 2007/0103406 (“ Kim406 ”)
1005	U.S. 2005/0110730 (“ Kim730 ”)
1006	U.S. 2009/0040150 (“ Senda ”)
1007	R. Jacob Baker, et al., CMOS Circuit Design, Layout, and Simulations (1 st ed. 1998)
1008	U.S. Pat. App. Pub. No. 2007/0170990 (“ Park ”)
1009	Order Setting Jury Selection for May 4, 2026
1010	Patent Owner’s Infringement Contentions for the 757 patent dated January 21, 2025
1011	Dong-Wook Park, et. al., <i>53.5: High-Speed AMOLED Pixel Circuit and Driving Scheme</i> , SID 10 Digest (2010).
1012	Jung Chul Kim, et. al., <i>A Novel OLED Pixel Circuit with Controllable Threshold Voltage Compensation Time</i> , IDW ’19 (2019).
1013	Chih-Lung Lin, et. al., <i>Compensation Pixel Circuit to Improve Image Quality for Mobile AMOLED Displays</i> , IEEE Journal of Solid-State Circuits (2018).
1014	Docket Sheets Search
1015	Curriculum Vitae of Dr. R. Jacob Baker

21. Additionally, I have utilized my own experience and expertise, including regarding the knowledge and capabilities of a person of ordinary skill in the relevant art in the timeframe of the claimed priority date of the 757 patent.

IV. STATUTORY GROUNDS FOR CHALLENGE

22. In this declaration, I offer opinions on the following grounds that are the basis for this IPR proceeding:

Ground	Claims	Stat. Basis	Prior Art
1	1-12, 14-19	35 U.S.C. § 102	Kim406
2	1-20	35 U.S.C. § 103	Kim406 in view of Kim730
3	1-21	35 U.S.C. § 102	Senda
4	1-21	35 U.S.C. § 103	Senda

V. RELEVANT PATENT LAW AND LEGAL STANDARDS

A. Date of Invention

23. I have been asked to use the date of the filing of the earliest application to which priority is claimed (i.e., March 17, 2011) as the date of invention for purposes of my analysis.

B. Anticipation

24. I am informed and understand that a patent claim is invalid under 35 U.S.C. § 102 if a prior art disclosure teaches every element required by the claim, either expressly or inherently. The identical invention must be shown in as complete detail as is contained in the claim. When a claim covers several structures or compositions, either generically or as alternatives, the claim is deemed

anticipated if any of the structures or compositions within the scope of the claim is known in the prior art.

C. Obviousness

25. I am informed and understand that a patent claim is invalid under 35 U.S.C. § 103 if the differences between the invention and the prior art are such that the subject matter as a whole would have been obvious at the time of the invention to a person having ordinary skill in the art to which the subject matter pertains. Obviousness, as has been explained to me, is based on (i) the scope and content of the prior art, (ii) the differences between the prior art and the claim, (iii) the level of ordinary skill in the art, and (iv) any secondary indicia of non-obviousness (*e.g.*, “secondary considerations” such as commercial success in the marketplace of the claimed invention), to the extent that they exist.

26. I further understand that obviousness may be demonstrated by showing that it would have been obvious to combine the teachings of more than one item of prior art. In determining whether a piece of prior art could have been combined with other prior art or with other information within the knowledge of a person having ordinary skill in the art, the following are examples of approaches and rationales that may be considered:

- Combining prior art elements according to known methods to yield predictable results;

- Simple substitution of one known element for another to obtain predictable results;
- Use of a known technique to improve similar devices (methods, or products) in the same way;
- Applying a known technique to a known device (method or product) ready for improvement to yield predictable results;
- Applying a technique or approach that would have been obvious to try (choosing from a finite number of identified, predictable solutions, with a reasonable expectation of success);
- Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces if the variations would have been predictable to a person having ordinary skill in the art; and
- Some teaching, suggestion, or motivation in the prior art that would have led one of ordinary skill to modify the prior art reference or to combine prior art reference teachings to arrive at the claimed invention.

27. I further understand that an invention may be obvious if one of ordinary skill in the art, facing a wide range of needs created by developments in the field, would have *Seen* an obvious benefit to the solutions tried by the applicant. When there is a design need or market pressure to solve a problem and there are a finite number of identified, predictable solutions, it may be obvious to a person of ordinary skill to try the known options. If a technique has been used to improve one device, and a person of ordinary skill in the art would recognize that it

would improve similar devices in the same way, using the technique would have been obvious.

28. I further understand that a person of ordinary skill in the art is a hypothetical person who is presumed to be aware of all of the relevant art at the time of the invention. The person of ordinary skill may be able to fit together the teachings of multiple patents and/or printed publications employing ordinary creativity and the common sense that familiar items may have uses in another context or beyond their primary purposes.

29. I also understand that when considering the obviousness of a patent claim, one should consider whether a teaching, suggestion, or motivation to combine the references exists so as to avoid impermissibly applying hindsight when combining or modifying the prior art. I understand this test should not be applied rigidly, but that the test can be important to avoid such hindsight.

30. I also understand that one of ordinary skill in the art must have a reasonable expectation of success in combining or modifying prior art references.

31. I also understand that all elements of a claim must be considered in an obviousness analysis.

D. Claim Construction

32. I understand that claims are construed from the perspective of a person of ordinary skill as of the effective filing date of the patent application. A

“person of ordinary skill in the art” is a hypothetical person who is presumed to have known the relevant art at the time of the invention.

33. I understand that persons of ordinary skill in the art are deemed to read the claims in the context of the entire patent, including the specification and prosecution history. In other words, the terms are not considered in a vacuum.

34. I understand that the claims define the invention and the terms used in the claims are generally given the plain and ordinary meanings they would have to a person of ordinary skill in the art at the time of the effective filing date of the application. The context of a claim can be particularly helpful, and other claims may inform the meaning of a term in a particular claim.

35. I understand that claim terms are normally used consistently throughout a patent. Thus, the meaning of a term may help inform the meaning of the same term in other claims. Differences between claims may also help define the terms, although this may not be the case where the specification or prosecution history indicate that such differences do not impact the scope of the claims.

36. I understand that a patentee can act as its own lexicographer by defining a term, in the patent specification, to have specific meaning. It is my understanding that statements made to the patent office by the patentee or its legal representative during prosecution can serve to illuminate, or possibly narrow the proper scope of claim terms, and that such statements must be considered when

construing the claim terms. This is sometimes referred to as disclaimer. I have taken into account these principles in my analysis.

37. I understand that reference materials that were publicly available at the time that the patent application was filed, such as dictionaries, treatises or other technical references, may provide context and background for deciphering how one of ordinary skill in the art would have considered the terms used in the claims.

38. However, I understand that such references, as well as testimony (including this report) are generally known as “extrinsic evidence,” and are accorded less weight than evidence found within the patent and prosecution history. In addition, I understand that extrinsic evidence that is inconsistent with the claims, specification, or prosecution history should not be considered in the claim construction process.

E. Section 112(f) Means Plus Function

39. I understand that under pre-America Invents Act (AIA) 35 U.S.C. § 112(6) and post-AIA § 112(f) “An element in a claim for a combination may be expressed as a means or step for performing a specified function without the recital of structure, material, or acts in support thereof, and such claim shall be construed to cover the corresponding structure, material, or acts described in the specification and equivalents thereof.” The structure disclosed in the written description of the specification is the corresponding structure only if the written description of the

specification or the prosecution history clearly links or associates that structure to the function recited in a means-plus-function claim limitation.

40. I understand that when claim terms use the words “means . . . for” and recites a function, and the term does not recite any structure for performing that function, the term should be construed pursuant to Section 112(f) looking for a corresponding structure, material, or act described in the specification and equivalents.

41. I also understand that when claim terms that lack the use of the term “means” presumably are not construed pursuant to Section 112(f) looking for a corresponding structure, material, or act described in the specification and equivalents, but if the claim terms recite any function without any structure, then these claim terms will be construed pursuant to Section 112(f).

F. Section 112 Definiteness

42. I understand that “[t]he specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.”¹

43. I understand that that claims must be definite. This means that the claims must particularly point out and distinctly claim the subject matter that the

¹ I understand that the quoted text comes from the patent statute, 35 U.S.C. § 112 ¶ 2.

applicant regards as her invention. I understand that indefiniteness is evaluated from the perspective of a person of ordinary skill in the art at the time of a patent's filing. I understand that a patent claim is indefinite if the claim, when read in light of the specification and the prosecution history, fails to inform, with reasonable certainty, a person of ordinary skill in the art of the scope of the invention. Absolute or mathematical precision in claim language is not required and even if more than one interpretation is presented for a claim term, the term may still be definite if an informed and confident choice is available among the contending alternative definitions.

G. Standard of Proof

44. I understand that the standard to prove unpatentability in an *inter partes* review proceeding is by a preponderance of the evidence, which means more likely than not.

VI. THE 757 PATENT

A. Overview of the 757 Patent

45. The 757 patent was filed on November 15, 2011, and issued on August 6, 2013. EX1001, Face of Patent.

46. The 757 patent purports to improve on a prior art pixel driving circuit (Figure 1) by adding reset and threshold voltage compensation mechanisms to avoid image retention and pixel brightness distortion. EX1001, 7:4-9.

47. The 757 patent discloses a pixel driving circuit as shown in the embodiments in Figures 2 and 4. In the embodiment in Figure 2, the voltage adjustment unit uses Vdd as the second reference voltage. *See* Fig. 2 (unit 220 is transistor 221 with electrode connected to Vdd). In the embodiment in Figure 4, the voltage adjustment unit uses Vref2. *See* Fig. 4 (unit 320 is transistor 321 with electrode connected to Vref2). The embodiments are otherwise identical and the timing of the circuit is provided in Figure 3 and accompanying text.

B. Overview of the 757 patent's File History

48. The claims of the 757 patent were allowed on the first office action (with amendments to claim 17 under *Ex Parte Quayle*). EX1003, 80-92 (April 25, 2013 Office Action). The Examiner found none of the prior art of record disclosed the voltage adjustment unit and first reset unit in combination with the other limitations of the claims. *Id.* The prior art asserted herein discloses those limitations as shown below.

C. Person of Ordinary Skill in the Art

49. A person of ordinary skill in the art ("POSITA") at the time of the alleged invention of the 757 patent (November 15, 2011), and for that matter, at all subsequent times through the present, would have had a Bachelors' degree in electrical engineering or a comparable field of study, plus approximately one or more years of professional experience with electronic and optoelectronic system

design. Additional graduate education could substitute for professional experience, and significant experience in the field could substitute for formal education.

D. Claim Construction Under 37 C.F.R. § 42.104(b)(3)

50. Any claim terms not listed below should be construed according to their plain and ordinary meaning to a POSITA at the time of the 757 patent.

1. Means-Plus-Function Limitations

51. Claim 1 recites several limitations as “... unit ... for” performing a claimed function. The lack of the word “means” raises the presumption that these terms are not subject to Section 112f, but that presumption is rebutted because none of the terms recite sufficient structure for performing the claimed function.

52. Each term follows the same format: a functional qualifier, the nonce word “unit,” an appositive reciting connections, and “for” followed by a function. The “voltage adjustment unit” in limitation [1f] is reproduced below as an example.

a voltage adjustment unit, electrically connected to the transmission line and the input unit, for adjusting the preliminary control voltage according to the emission signal and a second reference voltage

EX1001, [1f].

53. In each limitation, the initial functional qualifier is merely a shorthand paraphrasing of the function and does not impart structure to a POSITA. The word

“unit” does not recite structure because it is merely a nonce word for any circuitry that would perform the function. The claimed connections add some limitations as to how the structure is connected but is not sufficient structure for performing the claimed function. The “for” clause then recites the function without any structure for performing the function. Thus, each limitation would not be recognized by one of ordinary skill in the art as reciting sufficiently definite structure for performing the claimed function.

54. I will apply the prior art under both the ordinary meaning of the claim and under the correct means-plus-function constructions. The prior art invalidates the claims under each construction.

55. Each limitation subject to 112f is presented below with its function underlined (the functions are entitled to their ordinary meaning and do not require further construction) followed by the corresponding structure disclosed and linked in the specification for performing the claimed function.

a. [1e] “an input unit...”

56. “An input unit, electrically connected to the data line and the first scan line, for outputting a preliminary control voltage according to the data signal and the first scan signal” has the corresponding structure: transistor 216 connected as disclosed in Figures 2, 4 and 4:34-38.




FIG. 4

57. This structure is linked to this function. EX1001, Fig. 3, 3:54-57, 5:13-15.

b. [1f] “a voltage adjustment unit...”

58. “A voltage adjustment unit, electrically connected to the transmission line and the input unit, for adjusting the preliminary control voltage according to the emission signal and a second reference voltage” has the corresponding structure:

- a) transistor 221 connected as disclosed in Figure 2 and 4:34-38 (to Vdd), or
- b) transistor 321 connected as disclosed in Figure 4 and 6:36-42 (to Vref2).




FIG. 2




FIG. 4

59. Each of these structures is linked to this function. EX1001, Fig. 3, 3:58-61 (221), 5:45-55 (Vdd), 6:31-63 (321), 6:43-51 (Vref2).

c. [1g] “a couple unit...”

60. “A couple unit, electrically connected to the input unit and the voltage adjustment unit, for adjusting a control voltage through coupling a change of the preliminary control voltage” has the corresponding structure: capacitor 226 connected as disclosed in Figures 2 and 4 and 4:42-44.




FIG. 4

61. This structure is linked to this function. EX1001, Fig. 3, 3:62-65, 5:50-55, 6:46-51.

d. [1h] “a driving unit...”

62. “A driving unit, electrically connected to the couple unit, for providing a driving current and a driving voltage according to the control voltage and a first power voltage” has the corresponding structure: transistor 231 connected as disclosed in Figures 2, 4 and 4:38-41.




FIG. 4

63. This structure is linked to this function. EX1001, 3:65-4:2, 5:56-60, 6:53-64.

e. [1i] “a first reset unit...”

64. “A first reset unit, electrically connected to the driving unit and the second scan line, for resetting the driving voltage according to the second scan signal and a first reference voltage” has the corresponding structure: transistor 236 connected as disclosed in Figures 2, 4 and 4:44-48.




FIG. 4

65. This structure is linked to this function. EX1001, 4:2-5.

f. [1.j] “a second reset unit...”

66. “A second reset unit, electrically connected to the driving unit, the first reset unit and the first scan line, for resetting the control voltage according to the first scan signal and the driving voltage” has the corresponding structure: transistor 241 connected as disclosed in Figures 2, 4 and 4:48-52.




FIG. 4

67. This structure is linked to this function. EX1001, 4:5-9.

g. [11] “an emission enable unit...”

68. “An emission enable unit, electrically connected to the transmission line, the driving unit and the organic light emitting diode, for providing a control of furnishing the driving current to the organic light emitting diode according to the emission signal” has the corresponding structure: transistor 221 connected as disclosed in Figures 2, 4 and 4:54-58.




FIG. 4

69. This structure is linked to this function. EX1001, 4:9-14.

h. Abridged Claim Listing Summary

70. An abridged claim listing summarizing the 112f terms is reproduced below next to the corresponding structure as shown in Figure 4 (the alternative structure of 220/221 for the voltage adjustment unit in Figure 2 is not shown).

[1pre] An organic light emitting display,
comprising:
[1a] a data line [DL_m];
[1b] a first scan line [SS1_n];
[1c] a second scan line [SS2_n];
[1d] a transmission line [EM_n];
[1e] an input unit [215/216]
[1f] a voltage adjustment unit [320/321]
[1g] a couple unit [225/226]
[1h] a driving unit [230/231]
[1i] a first reset unit [235/236]
[1j] a second reset unit [240/241]
[1k] an organic light emitting diode [260]
[1l] an emission enable unit [250/251]




FIG. 4

2. “first/second reference voltage”

a. Primary Construction

71. The claims encompass first and second reference voltages that are the same or different from each other. The claims use “first” and “second” as labels to refer to two reference voltages in the independent claims. The claims themselves make clear that differently labelled voltages in the independent claims can be the same voltage. For example, claim 1 recites a “second reference voltage” and a “first power voltage” and then dependent claim 13 recites “wherein the second reference voltage is the first power voltage.” EX1001, claims 1, 13. There is no definition or disclaimer in the specification or file history that would require limiting the “first” and “second” reference voltages to only the same voltage or to only different voltages. The disclosed embodiments do not explicitly state, or

implicitly require, that the reference voltages be different from each other, so it is not possible to read such a limitation in from the specification (which would be legally improper, even if it were possible). For example, a POSITA would have understood that a large and overlapping range of suitable voltage potentials could serve as the first reference voltage to put the driving transistor into a conductive state and the second reference voltage to adjust the preliminary control voltage as disclosed. The patent discloses that in one example V_{ref2} could be V_{dd} but does not otherwise disclose ranges for V_{ref1} or V_{ref2} , confirming the selection of an appropriate reference voltage is within the knowledge and skill of a POSITA. As shown below for Kim406, it was known in the art to use the same reference voltage (V_{int}) for both disclosed functions. EX1004, Fig. 6, [0064], [0067]. Thus, A POSITA would have known that V_{ref1} and V_{ref2} could have been the same or different from each other. Finally, the ordinary meaning of “first” and “second” reference voltages encompasses reference voltages that are the same or different. *See. e.g.*, EX1007 (Fig. 29.30); EX1008, [0039] (V_{REF1} and V_{REF2} may be the same or different voltage values). Thus, the claims encompass “first” and “second” reference voltages that are the same or different.

b. Alternative Construction

72. I have been asked to also consider the validity of the claims under an alternative construction, wherein the “first” and “second” voltages are limited to different voltages.

VII. OVERVIEW OF THE PRIOR ART REFERENCES

A. EX1004 – Kim406

73. U.S. Pat. App. Pub. 2007/0103406 to Kim406 was published on May 10, 2007 and is prior art under pre-AIA Section 102(b).

B. EX1005 – Kim730

74. U.S. Pat. App. Pub. 2005/0110730 to Kim730 was published on May 26, 2005 and is prior art under pre-AIA Section 102(b).

C. EX1006 – Senda

75. U.S. Pat. App. Pub. 2009/0040150 to Senda was published on February 12, 2000 and is prior art under pre-AIA Section 102(b).

D. Analogous Art

76. Each of the references is analogous art to the 757 patent because each relates to an OLED display with threshold voltage compensation and driving method.


VIII. GROUND 1: CLAIMS 1-12 AND 14-19 ARE ANTICIPATED BY KIM406

A. Claim 1

1. [1pre]

77. Kim406 discloses “An organic light emitting display, comprising (see following limitations).”


FIG. 5



78. EX1004, Title (“Pixel and Organic Light Emitting Display Device using the Same”), Figs. 5-7, [0003], [0045] (“organic light emitting display device”), [0046]-[0072], claims 1-20.

2. [1a]


79. Kim406 discloses “a data line (Dm) for transmitting a data signal (data signal).”



80. EX1004, Figs. 5 (Data Driving Part 220 and lines D1 to Dm), Fig. 6 (line Dm), [0049] (Data Driving Part 220 sends data signals on data lines Dm), [0054] (pixel receives data signals from data lines Dm), [0064] (data signal supplied on Dm).

3. [1b]

81. Kim406 discloses “a first scan line (S1n) for transmitting a first scan signal (first scan signal).”



82. EX1004, Figs. 5 (Scan Driving Part 210), Fig. 6 (S1n), Fig. 7 (S1n), [0048] (scan driving part 210 transmits first scan signal on S1n), [0054] (pixel receives first scan signal on S1n), [0062]-[0064] (first scan signal supplied on S1n).

4. [1c]

83. Kim406 discloses “a second scan line (S2n) for transmitting a second scan signal (second scan signal).”

FIG. 5





FIG. 6



84. EX1004, Fig. 5 (Scan Driving Part 210), Fig. 6 (S2n), Fig. 7 (S2n), [0048] (scan driving part 210 transmits second scan signal on S2n), [0054] (pixel receives second scan signal on S2n), [0062]-[0064] (second scan signal supplied on S2n).

5. [1d]

85. Kim406 discloses “a transmission line (En) for transmitting an emission signal (emission control signal).”

FIG. 5





FIG. 6



86. EX1004, Fig. 5 (Scan Driving Part 210), Fig. 6 (En), Fig. 7 (En), [0048] (scan driving part 210 transmits emission control signal on En), [0062]-[0063], [0067] (emission control signal).

6. [1e]

87. Kim406 discloses “an input unit (M22), electrically connected to the data line (Dm) and the first scan line (S1n), for outputting a preliminary control voltage (outputting preliminary control voltage to node N21) according to the data signal (data signal on Dm) and the first scan signal (first scan signal on S1n).”

FIG. 6






FIG. 4

88. Annotated Kim406 Figure 6 (left) and 757 patent Figure 4 (right) are shown above. Kim406 discloses M22 is a PMOS transistor with a gate coupled to S1n, a first electrode coupled to the data line Dm, and a second electrode coupled to first node N21, such that during T2 and T3, M22 outputs a preliminary control voltage to the first node N21 according to the data signal on Dm and the low first scan signal on S1n. EX1004, Figs. 6-7, [0055], [0063] (PMOS), [0064] (T2 and T3). The second electrode of M22 is electrically connected to the voltage adjustment unit (M25) and couple unit (C2st). *Id.*, Fig. 6, [0055], [0059], [0061]. Under 112f, Kim406's PMOS transistor M22 as connected performs the claimed function and is identical to the corresponding structure for the input unit 215 (PMOS transistor 216 as connected). EX1001, Fig. 4, 4:34-38.

7. [1f]

89. Kim406 discloses “a voltage adjustment unit (M25), electrically connected to the transmission line (En) and the input unit (M22), for adjusting the preliminary control voltage (voltage at N21) according to the emission signal (emission control signal on En) and a second reference voltage (Vint).”



90. Annotated Kim406 Figure 6 (left) and 757 patent Figure 4 (right) are shown above. Kim406 discloses M25 is a PMOS transistor with a gate coupled to En, a first electrode connected to M22 and C2st (first node N21), and a second electrode coupled to initialization power source Vint, such that during T5, M25 adjusts the preliminary control voltage (voltage on first node N21) according to the low emission control signal on En and Vint. EX1004, Figs. 6-7, [0059], [0063] (PMOS), [0067] (when the fifth transistor M25 is turned on, the voltage value of

the first node N21 is reduced to the voltage value of the initialization power source Vint). *See* EX1001, 5:47-52, 6:43-48. Under 112f, Kim406's PMOS transistor M25 as connected performs the claimed function and is identical to the corresponding structure for the voltage adjustment unit 320 disclosed in the 757 patent (PMOS transistor 321 as connected). EX1001, Fig. 4, 6:36-42.

91. Kim406 discloses M25 is connected to "Vint" while the corresponding structure 321 is connected to "Vref2," but this difference in naming convention is not relevant. Vint in Kim406 is a reference voltage, which is all that is required under the primary construction. Under the alternative construction, see below for [1i].

8. [1g]

92. Kim406 discloses "a couple unit (C2st), electrically connected to the input unit (M22) and the voltage adjustment unit (M25), for adjusting a control voltage (voltage on N22) through coupling a change of the preliminary control voltage (capacitor C2st couples the change of the preliminary control voltage at N21 to adjust the voltage at N22)."

FIG. 6






FIG. 4

93. Annotated Kim406 Figure 6 (left) and 757 patent Figure 4 (right) are shown above. Kim406 discloses storage capacitor C2st is between N21 and N22 and is charged during T3 to the voltage difference between N21 and N22. EX1004, Fig. 6, [0061], [0065]. N22 is floated in T4 and T5 by turning off M23, and in T5 when the preliminary control voltage at N21 is changed from the preliminary data signal voltage by application of Vint (*see* [1f]), capacitor C2st couples that change in voltage to N22, causing the voltage on N22 to change by the same amount. *Id.*, Fig. 7, [0066] (T4 turns off M22 and M23), [0067] (reducing voltage of N21 from data to Vint, and adjusting voltage of N22 with a reduction corresponding to the reduction of N21 to maintain a difference in C2st), [0069], claims 7 (second terminal (N22) floats), 8 (explaining how voltage at second terminal of capacitor (N22) is reduced corresponding to the voltage drop at first terminal (N21)).

94. Under 112f, Kim406's capacitor C2st as connected performs the claimed function and is identical to the corresponding structure for the couple unit 225 in the 757 patent (capacitor 226 as connected). EX1001, Fig. 4, 4:42-44.

9. [1h]

95. Kim406 discloses “a driving unit (M21), electrically connected to the couple unit (C2st), for providing a driving current and a driving voltage (current and voltage at second electrode of M21), according to the control voltage (voltage at N22) and a first power voltage (ELVDD).”



96. Annotated Kim406 Figure 6 (left) and 757 patent Figure 4 (right) are shown above. Kim406 discloses M21 is a PMOS transistor with a gate coupled to C2st via node N22, a first electrode coupled to ELVDD, and a second electrode coupled to an unlabeled node with M23, M24, and M26, such that during T5 when

M21 is turned on by the control voltage at N22 and EN turns on M26, M21 provides a driving current and driving voltage at its second electrode. EX1004, Figs. 6-7, [0056], [0063] (PMOS), [0067]-[0070] (describing M21 driving OLED through M26). Under 112f, Kim406's PMOS transistor M21 as connected performs the claimed function and is identical to the corresponding structure for the driving unit disclosed in the 757 patent (PMOS transistor 231 as connected). EX1001, Fig. 4, 4:38-41.

97. Kim406 explicitly discloses that M21 provides a driving current at its second electrode which, during T5 when M26 is on, will drive the OLED. EX1004, Fig. 7, [0056], [0067]-[0070]. And Kim406 discloses that driving current provided by M21 is provided according to ELVDD and the control voltage at N22 applied to the gate of M21. *Id.*

98. Kim406 inherently discloses that M21 provides a "driving voltage." A POSITA would have known it was inherent from the electrical properties of Kim406's circuit that M21 is also providing a driving voltage with the driving current. To provide a driving current as disclosed in Kim406 a POSITA would have known that there must also be a driving voltage, i.e., the difference in potential between the second electrode of M21 and ELVSS. A POSITA would have known that without that difference in potential, there would be no driving current as disclosed in Kim406 and the OLED would not emit light. A POSITA

would have known that no current will flow through an LED without a driving voltage. A POSITA would have known that the relationship between the voltage and current across the diode is defined by the diode equation. A POSITA would have known that the precise magnitude of the driving voltage provided by M21 would be ELVDD minus the voltage drop across M21. EX1004, [0065], [0069].

10. [1i]

99. Kim406 discloses “a first reset unit (M24), electrically connected to the driving unit (M21) and the second scan line (S2n), for resetting the driving voltage (voltage at second electrode of M21) according to the second scan signal (S2n) and a first reference voltage (Vint).”






FIG. 4

100. Annotated Kim406 Figure 6 (left) and 757 patent Figure 4 (right) are shown above. Kim406 discloses M24 is a PMOS transistor with a gate coupled to S2n, a first electrode coupled to the second electrode of M21 (and first electrode of M23 and first electrode of M26), and a second electrode coupled to the initialization power source Vint, such that during T2 when M24 is turned on by the second scan signal on S2n, it resets the driving voltage at the second electrode of M21 to Vint. EX1004, Figs. 6-7, [0058], [0063] (PMOS), [0064] (disclosing how during T2 M24 provides Vint to the node including the second electrode of M21, so that M23 can provide Vint to N22). *See* EX1001, 5:16-22. Vint provides a first reference voltage for M24 and a second reference voltage for M25 under the primary construction that encompasses the same voltage. Under 112f, Kim406's PMOS transistor M24 as connected performs the claimed function and is identical to the corresponding structure for the first reset unit disclosed in the 757 patent (PMOS transistor 236 as connected). EX1001, Fig. 4, 4:44-48.

101. Kim406 discloses M24 is connected to "Vint" while the corresponding structure 326 is connected to "Vref1," but this difference in naming convention is not relevant. Vint in Kim406 is a reference voltage, which is all that is required under the primary construction.

11. [1j]

102. Kim406 discloses “a second reset unit (M23), electrically connected to the driving unit (M21), the first reset unit (M24), and the first scan line (S1n), for resetting the control voltage (voltage at N22) according to the first scan signal (S1n) and the driving voltage (voltage at second electrode of M21).”



103. Annotated Kim406 Figure 6 (left) and 757 patent Figure 4 (right) are shown above. Kim406 discloses M23 is a PMOS transistor with a gate coupled to S1n, a first electrode coupled to the second electrode of M21 (and M24 and M26), and a second electrode coupled to the gate of the M21 and C2st (N22), such that when M23 is turned on by the first scan signal on S1n, the driving voltage (voltage at second electrode of M21) is applied to reset the control voltage at N22.

EX1004, Figs. 6-7, [0057], [0063]-[0065].

104. During T2, the control voltage (N22) is reset according to low scan signal (S1n) and the driving voltage Vint (voltage at second electrode of M21). Specifically, S1n and S2n are supplied turning M23 and M24 on, such that the voltage on Node N22 is reset to Vint. EX1004, Figs. 6-7, [0064].


105. During T3, the control voltage (N22) is reset according to low scan signal (S1n) and the driving voltage ELVDD-|Vth| (voltage at second electrode of M21). Specifically, S1n is still supplied keeping M23 on, but S2n is not supplied and M24 is turned off, such that the voltage on Node N22 is reset to ELVDD-|Vth|. EX1004, Figs. 6-7, [0065] (disclosing how current flows through M21 as a diode until “the voltage value of the second node N22 is obtained by subtracting the threshold voltage value of the first transistor M21 from the voltage value of the first power source ELVDD”). Kim406 discloses this reset is performed to compensate for the threshold voltage of M21. *Id.*, [0067]-[0069].

106. Kim406’s disclosure in this regard is identical to the disclosure of the 757 patent wherein during T1, Vctrl is reset to Vref1 through 236 and 241 to ensure the driving transistor is in a conductive state, and during T2, Vctrl is reset to VDD-|Vth| through 241 to compensate for the threshold voltage of the driving transistor. EX1001, Fig. 3, 5:15-22 (T1), 5:23-38 (T2).

107. Under 112f, Kim406’s PMOS transistor M23 as connected performs the claimed function and is identical to the corresponding structure for the second

12. [1k]


FIG. 6



IPR2025-00239 - BOE
Exhibit 1002 - Page 55

13. [11]

110. Kim406 discloses “an emission enable unit (M26), electrically connected to the transmission line (En), the driving unit (M21), and the organic light emitting diode (OLED), for providing a control of furnishing the driving current to the organic light emitting diode according to the emission signal (En).”



111. Annotated Kim406 Figure 6 (left) and 757 patent Figure 4 (right) are shown above. Kim406 discloses M26 is a PMOS transistor with a gate coupled to En, a first electrode coupled to the second electrode of M21 (and M23 and M24), and a second electrode coupled to the anode of the OLED, such that during T5 when M26 is turned on by the emission control signal on En, it furnishes the driving current from the second electrode of M21 to the OLED. EX1004, Figs. 6-7, [0060], [0063] (PMOS), [0067]-[0070] (disclosing how during T5 the low

emission control signal causes M26 to turn on such that the driving current from the second electrode of M21 flows through M26 and drives the OLED). Under 112f, Kim406's PMOS transistor M26 as connected performs the claimed function and is identical to the corresponding structure for the emission enable unit disclosed in the 757 patent (PMOS transistor 251 as connected). EX1001, Fig. 4, 4:54-58.

B. Claim 2:

112. Kim406 discloses claim 1 “wherein the input unit (M22) comprises a first transistor (M22), the first transistor having a first end (first electrode) electrically connected to the data line (Dm), a gate end electrically connected to the first scan line (S1n), and a second end (second electrode) electrically connected to the voltage adjustment unit (M25) and the couple unit (C2st).” *See* [1e].

C. Claim 3:

113. Kim406 discloses claim 2, “wherein the first transistor (M22) comprises a thin film transistor or a field effect transistor (PMOS or NMOS).”

114. Kim406 discloses its transistors are PMOS or NMOS transistors. EX1004, [0026], [0063]. A POSITA would have known that PMOS and NMOS transistors are types of field effect transistors (FETs). Specifically, a POSITA would have known that PMOS and NMOS transistors are types of MOSFETs. EX1007, page 23.

D. Claim 4:

115. Kim406 discloses claim 1, “wherein the driving unit (M21) comprises a second transistor (M21), the second transistor (M21) having a first end (first electrode) for receiving the first power voltage (ELVDD), a gate end for receive the control voltage (N22), and a second end (second electrode) for outputting the driving current and the driving voltage. *See* [1h].

E. Claim 5:

116. *See* Claim 3, 4.

F. Claim 6:

117. Kim406 discloses claim 1 “wherein the couple unit (C2st) comprises a capacitor (C2st) electrically connected between the input unit (M22) and the driving unit (M21). *See* [1g].

G. Claim 7:

118. Kim406 discloses claim 1 “wherein the first reset unit (M24) comprises a third transistor (M24), the third transistor having a first end (second electrode) for receiving the first reference voltage (Vint), a gate end electrically connected to the second scan line (S2n), and a second end (first electrode) electrically connected to the drive unit (M21), the second reset unit (M23) and the emission enable unit (M26). *See* [1i], [1j]-[1l].

H. Claim 8:

119. *See* Claim 3, 7.

I. Claim 9:

120. Kim406 discloses claim 1 “wherein the second reset unit (M23) comprises a fourth transistor (M23), the fourth transistor having a first end (first electrode) electrically connected to the driving unit (second electrode of M21), the first reset unit (M24) and the emission enable unit (M26), a gate end electrically connected to the first scan line (S1n), and a second end (second electrode) electrically connected to the couple unit (C2st) and the driving unit (gate of M21). *See* [1j], 1[h]-[1l].

J. Claim 10:

121. *See* Claim 3, 9.

K. Claim 11:

122. Kim406 discloses claim 1 “wherein the voltage adjustment unit (M25) comprises a fifth transistor (M25), the fifth transistor having a first end for receiving the second reference voltage (Vint), a gate end electrically connected to the transmission line (En), and a second end electrically connected to the input unit (M22) and the couple unit (C2st).” *See* [1f], [1e]-[1g].

L. Claim 12:

123. *See* Claim 3, 11.

M. Claim 14:

124. Kim406 discloses claim 1 “wherein the emission enable unit (M26) comprises a sixth transistor (M26), the sixth transistor having a first end

electrically connected to the driving unit (M21), the first reset unit (M24) and the second reset unit (M23), a gate end electrically connected to the transmission line (En), and a second end electrically connected to the organic light emitting diode (OLED). *See* [1l], [1e]-[1h], 7, 9.

N. Claim 15:

125. *See* Claim 3, 14.

O. Claim 16:

126. Kim406 discloses claim 1 “wherein the organic light emitting diode (OLED) comprises an anode electrically connected to the emission enable unit (M26) and a cathode for receiving a second power voltage (ELVSS).” *See* [1k]; EX1004, Fig. 6, [0053] (“The anode electrode of the OLED is coupled to the pixel circuit 242 and the cathode electrode of the OLED is coupled to the second power source ELVSS.”).

P. Claim 17:

1. [17pre]

127. Kim406 discloses “a driving method, comprising.” Kim406 discloses the pixel circuit in Figure 6 to drive an OLED as shown above. *See* Claim 1. Kim406 discloses in Figure 7 “a method of driving the pixel” of Figure 6. EX1004, Fig. 7, [0021].

2. [17a]

128. Kim406 discloses “outputting a preliminary control voltage (voltage at N21) by an input unit (M22) according to a data signal (data signal on Dm) and a first scan signal (first scan signal on S1n).” *See* [1e].

3. [17b]

129. Kim406 discloses “adjusting the preliminary control voltage (voltage on N21) by a voltage adjustment unit (M25) according to an emission signal (emission control signal on En) and a second reference voltage (Vint).” *See* [1f].

4. [17c]

130. Kim406 discloses “adjusting a control voltage (adjusting voltage on N22) by a couple unit (C2st) through coupling a change of the preliminary control voltage (capacitor C2st couples the change of the preliminary control voltage at N21 to the voltage at N22).” *See* [1g].

5. [17d]

131. Kim406 discloses “providing a driving current and a driving voltage (current and voltage at second electrode of M21) by a driving unit (M21) according to the control voltage (voltage at N22) and a power voltage (ELVDD).” *See* [1h].

6. [17e]

132. Kim406 discloses “resetting the driving voltage (voltage at second electrode of M21) by a first reset unit (M24) according to a second scan signal (S2n) and a first reference voltage (Vint).” *See* [1i].

7. [17f]

133. Kim406 discloses “resetting the control voltage (voltage at N22) by a second reset unit (M23) according to the first scan signal (S1n) and the driving voltage (voltage at second electrode of M21).” *See* [1j].

8. [17g]

134. Kim406 discloses “generating output light by an organic light emitting diode (OLED) according to the driving current (current at second electrode of M21).” *See* [1k].

9. [17h]


135. Kim406 discloses “providing a control of furnishing the driving current to the organic light emitting diode (OLED) by an emission enable unit (M26) according to the emission signal (En).” *See* [1l].

10. [17i]

136. Kim406 discloses “providing the first scan signal (S1n) with a first level (low) to the input unit (M22) and the second reset unit (M23), providing the second scan signal (S2n) with the first level (low) to the first reset unit (M24), providing the emission signal (En) with a second level (high) different from the first level (low) for disabling a voltage adjusting operation of the voltage adjustment unit (M25) and disabling a current furnishing operation of the emission enable unit (M26), and providing the data signal (Dm) to the input unit (M22) during a first interval (T2).” *See* [1e]-[1f], [1i]-[1j], [1l]; EX1004, Fig. 7 (at T2

showing S1n low, S2n low and En high), [0063]-[0064] (explaining that in T2 low signals on S1n and S2n turn on PMOS transistors M22, M23, M24 and high signal on En turns off PMOS transistors M25 and M26), [0026] (explaining that for a PMOS transistors with a signal applied to the gate of the transistor, a low signal below a reference voltage (negative pulse) will turn on the transistor and a high signal above the reference voltage (positive pulse) will turn off the transistor, and that the opposite is true for NMOS transistors).

FIG. 7



11. [17j]

137. Kim406 discloses “outputting the preliminary control voltage by the input unit (M22) according to the data signal (Dm) and the first scan signal (S1n) during the first interval (T2).” See [1e] (M22), [17a] (same), [17i] (T2).

12. [17k]

138. Kim406 discloses “resetting the driving voltage by the first reset unit (M24) according to the second scan signal (S2n) and the first reference voltage (Vint) during the first interval (T2).” *See* [1i] (M24), [17e] (same), [17i] (T2).


13. [17l]

139. Kim406 discloses “resetting the control voltage by the second reset unit (M23) according to the first scan signal (S1n) and the driving voltage (voltage at second electrode of M21) during the first interval (T2).” *See* [1j] (M23), [17f] (same), [17i] (T2).

14. [17m]

140. Kim406 discloses “switching the second scan signal (S2n) from the first level (low) to the second level (high) for disabling a resetting operation of the first reset unit (M24) during a second interval (T3) following the first interval (T2).” *See* EX1004, Fig. 7 (T3), [0063]-[0065] (explaining during T3 S2n goes high turning off PMOS transistor M24).

FIG. 7



15. [17n]


141. Kim406 discloses “performing a threshold voltage compensation operation on the control voltage (voltage at N22) by the second reset unit (M23) and the driving unit (M21) according to the first scan signal (S1n) and the power voltage (ELVDD) during the second interval (T3).” *See* [1j] (explaining voltage compensation), [17f]; EX1004, [0065] (explaining that during T3, M21 serves as a diode such that a voltage according to ELVDD minus the threshold voltage of M21 is applied to N22), [0069] (explaining how this achieves voltage threshold compensation such that correct brightness is created “regardless of the threshold voltage” of M21).

16. [17o]

142. Kim406 discloses “switching the first scan signal (S1n) from the first level (low) to the second level (high) for disabling a resetting operation of the

second reset unit (M23) and disabling an inputting operation of the input unit (M22) during a third interval (T4) following the second interval (T3).” EX1004, Fig. 7, [0066] (explaining that during T4, S1n goes high turning off PMOS transistors M22 and M23).


FIG. 7



17. [17p]

143. Kim406 discloses “switching the emission signal (En) from the second level (high) to the first level (low) during a fourth interval (T5) following the third interval (T4).” *See* [11]; EX1004, Fig. 7, [0067]-[0069].

FIG. 7



18. [17q]

144. Kim406 discloses “adjusting the preliminary control voltage (voltage at N21) by the voltage adjustment unit (M25) according to the emission signal (En) and the second reference voltage (Vint) during the fourth interval (T5).” *See* [1f] (M25), [17b] (same); EX1004, Fig. 7, [0067] (explaining En going low turns on PMOS transistor M25 such that N21 is changed by applying Vint).

19. [17r]

145. Kim406 discloses “adjusting the control voltage (adjusting the voltage at N22) by the couple unit (C2st) through coupling a change of the preliminary control voltage (coupling change in voltage at N21 to adjust the voltage at N22 by same amount) during the fourth interval (T5).” *See* [1g] (C2st), [17c] (same); EX1004, Fig. 7, [0067] (explaining C2st couples the change in N21 to N22 during T5).

20. [17s]

146. Kim406 discloses “providing the driving current (current provided on second electrode of M21) by the driving unit (M21) according to the control voltage (voltage at N22) and the power voltage (ELVDD) during the fourth interval (T5).” *See* [1h] (M21), [17d]; EX1004, [0067]-[0069] (explaining during T5 M21 provides driving current to drive OLED according to the voltage at N22 and ELVDD).

21. [17t]

147. Kim406 discloses “furnishing the driving current to the organic light emitting diode (OLED) by the emission enable unit (M26) according to the emission signal (En) during the fourth interval (T5).” *See* [1i] (M26), [17e]; EX1004, Fig. 7, [0067]-[0069] (explaining that during T5 En goes low turning PMOS transistor M26 on to provide driving current to OLED).

22. [17u]

148. Kim406 discloses “generating output light by the organic light emitting diode (OLED) according to the driving current during the fourth interval (T5).” *See* [1k] (OLED), [17g] (same); EX1004, [0068]-[0069] (OLED generates light according to driving current during T5).

Q. Claim 18:

149. Kim406 discloses the method of claim 17, “wherein the second level (high) is greater than the first level (low).” *See* [17i].

R. Claim 19:

150. Kim406 discloses the method of claim 17, “wherein the first level (high) is greater than the second level (low).”


151. As shown above, Kim406 discloses PMOS transistors with a second level (high-turn off) voltage which is greater than the first level (low-turn on) voltage. *See* [17i] (PMOS), 18.

152. Claim 19 reverses the levels, such that the first level (high-turn on) is greater than the second level (low-turn off). Kim406 discloses the PMOS transistors, which are turned on by low gate voltages and off by high gate voltages, can instead be NMOS transistors, which are turned on by high gate voltages and off by low gate voltages. EX1004, [0063] (NMOS uses the different signals). A POSITA would have been familiar with PMOS and NMOS transistors and known they were turned on and off by opposite gate voltages. Thus, Kim406 teaches that its PMOS embodiment can be implemented as an NMOS embodiment using the opposite gate voltages.

153. In Kim406’s NMOS embodiment the voltage levels shown in Figure 7 would have been reversed to maintain the same functionality, i.e., the second level that turns the transistors off during the correct time periods would be low and the first level that turns the transistors on during the correct time periods would be

154. Kim406 discloses the second reference voltage is Vint. *See* [1f]. It would have been obvious to a POSITA that Vint could have been ELVDD, the first power voltage.

155. Kim730 shares the common inventor with Kim406 and discloses similar OLED pixel driving circuits.



includes a first reset unit M24 for resetting the driving voltage using S2n, first reference voltage Vint and also as a second reference voltage Vint for M25.

157. It would have been obvious to a POSITA to modify the adjustment unit in Kim406 (M25) to use VDD as the reference voltage, instead of Vint, based on the teachings of Kim730. Kim730 explains how the voltage adjustment unit M14' can be connected to V_{DD} to make a voltage adjustment. EX1005, Figs. 7-8, [0052]-[0060], [0067]. Kim730 explains how M14' can be connected to a third voltage "V_{sus}" to make a voltage adjustment. *Id.*, Fig. 10 [0062]-[0068]. Thus, a POSITA would have understood each of these options was a known design choice. And because it was known to connect voltage adjustment units to VDD, VSS, or a third voltage source, none of those design choices is novel or non-obvious. In the combination a POSITA would have also understood to continue to use Vint (instead of VDD) at M24 to ensure M23 and M24 ensure M21 is put in a conductive state for reset as disclosed by Kim406 and because the voltage value of the "initialization power source Vint is set to be smaller than the voltage value of the data signal" which would not be true for VDD. EX1004, [0064].

158. A POSITA would also have been motivated to use different reference voltage sources for each unit in order to use the optimum reference voltage for that unit to improve the efficiency and performance of the pixel circuit. Each of these voltage adjustments is different. Thus, using a reference voltage that is tailored to

each particular desired voltage adjustment would improve the speed of the pixel circuit and reduce the overall power consumption of the pixel circuit. It was known that using different reference voltage sources would also reduce the voltage swing for driving the OLED display. A POSITA would have known of these advantages and how significant they can become for large displays with thousands of pixels.

159. A POSITA would have had a reasonable expectation of success in making the modification. Kim730 teaches it was a known technique in the art to use VDD to perform a positive voltage adjustment and that each of the design choices could be used for a circuit. EX1004, Figs. 6-10 and accompanying text.

B. Claims 13, 20

160. The combination discloses “the organic light emitting display of claim 11, wherein the second reference voltage is the first power voltage” (claim 13) and “the driving method of claim 17, wherein the second reference voltage is the power voltage” (claim 20). *See* Ground 1, claims 11 and 17. In this combination, Kim406’s voltage adjustment unit (M25) would have been connected to the first power voltage ELVDD in Kim406, based on the teachings in Kim730 as explained above. *See* [1f] (M25 connected to Vint), 11 (same); EX1005, Figs. 7-8, [0052]-[0061].

C. Claims 1-20

161. Under the alternative construction that requires the first and second voltages in independent claims 1 and 17 to be different voltages, claims 1-20 are rendered obvious by the combination because, in the combination, the first reference voltage is still Vint as taught by Kim406, while the second reference voltage has been changed to VDD as taught by Kim730 as explained above.

X. GROUND 3: CLAIMS 1-21 ARE ANTICIPATED BY SENDA

A. Senda's Modified Third Embodiment

162. Senda anticipates the claims because Senda expressly discloses a modified third embodiment that practices the claims, thereby disclosing to a POSITA within its four corners all elements of the claims arranged as in the claims. Specifically, Senda discloses its third embodiment (Fig. 6) should be modified as explained with respect to the seventh embodiment (Fig. 15) by connecting the PMOS transistor 314 shown in Figure 6 to Node C as illustrated by transistor 714 in Figure 15. EX1006, [0218]-[0219]. Senda discloses the modification initially with reference to the fifth embodiment (Fig. 11) by explaining that the first reset transistor connected to Node A (as showing in Fig. 11) should instead be connected to Node C (as shown in Fig. 15). *Id.* Senda explains this modification reduces leakage at Node A and thereby enhances display quality. *Id.* Senda then discloses this modification should also be made for embodiments 1-4 and 6. *Id.* Senda discloses no other modification should be made

to the third embodiment, other than to move the connection of the relevant transistor (PMOS transistor 314 in the case of the third embodiment) from Node A to Node C. *Id.* Senda claims the modified third embodiment in dependent claim 5. *Id.*, claim 1 (claiming fourth switching element in either position), claim 3 (claiming position of the third embodiment), claim 5 (claiming position of the modified third embodiment). Thus, Senda's "Modified 3rd Embodiment" can also be referred to as Senda's "claim 5 embodiment."

163. Figures 6 and 15 of Senda are shown below with annotations highlighting transistors 314 and 714.

Fig. 6






Fig. 15




164. A modified Figure 6 is shown below, which illustrates Senda's Modified 3rd Embodiment with PMOS transistor 314 connected to Node C, with

Senda's Modified 3rd Embodiment



166. Based on Senda's disclosure that the only modification that should be made to the third embodiment is to connect the transistor to Node C, a POSITA would have understood the Modified 3rd Embodiment to still use the timing chart of Figure 7. Furthermore, a POSITA would have understood Figure 7 to still provide the relevant timing diagram for the Modified 3rd Embodiment because

when reset transistor 314 is connected to Node C it would still need to perform its function during T1 of resetting the voltage at Node A to “a little higher” than V_{std} to ensure the driving transistor 310 is in a conductive state, prior to the voltage compensation period in T2. EX1006, [0169]-[0175], [0209]-[0217]. An annotated Figure 7 is shown below adding annotations for time period T1 (time after t_1), T2 (time after t_2), T3 (time after t_3) and T4 (time after t_4). This annotated timing diagram will be used in the analysis below.



167. During T1 (after t_1), low signals on G_i and R_i turn on TFTs 311, 313, 314 and high signal on E_i turns off TFTs 312 and 315 such that the voltage on Node A is reset to V_{std} plus alpha (or beta). A POSITA would have understood alpha and beta to be referring to a voltage a little higher than V_{std} . *Id.*, Figs 6-7, [0170] (“Accordingly, the potential at the connection point A becomes, strictly speaking, a potential ($V_{std}+\alpha$) which is a little higher than the reference

potential V_{std} .”), [0214] (“Accordingly, the potential at the connection point A becomes, strictly speaking, a potential ($V_{std} + \beta$) which is a little higher than V_{std} .”). Resetting the voltage at Node A to “a little higher than” V_{std} using either the third embodiment or the Modified 3rd Embodiment ensures the driving transistor 310 is in a conductive state without affecting other operations of the pixel circuit. *Id.* In the third embodiment V_{std} is applied through TFT 314 to Node A, and in the Modified 3rd Embodiment V_{std} is applied through TFT 314, Node C, and TFT 313 to Node A, but that difference does not impact the timing or other signals or functions. Thus, during T1, in the Modified 3rd Embodiment the driving voltage at Node C is reset according to R_i (keeping 314 open) and V_{std} , and the voltage at Node A (control voltage) is reset according to G_i (keeping 313 open) and the driving voltage at Node C.

168. During T2-T4, a high signal on R_i turns off TFT 314. Thus, during T2-T4, the operation of the circuit as explained for the third embodiment and the timing diagram in Figure 7 is not impacted regardless of whether TFT 314 is connected to Node A (third embodiment) or Node C (Modified 3rd Embodiment). A POSITA would have understood that the advantage of connecting TFT 314 to Node C disclosed in Senda is realized by reducing leakage current at Node A, but that does not change the relevant operation of the circuit as it relates to Figure 7. Each of the other components of the circuit in the Modified 3rd Embodiment

remain as connected as described in the third embodiment and operate in the same manner and in accordance with the timing diagram shown in Figure 7.

169. Thus, during T2 (after t2), the same voltage compensation operation is performed in both embodiments, wherein transistor 314 is turned off according to a high signal on Ri, transistors 311 and 313 remain on according to the low signal on Gi, and current flows through drive transistor 310 to cause a driving voltage at Node C, which then resets the voltage at Node A (through transistor 313) until the voltage at Node A reaches $VDD+V_{th}$. *Id.*, Fig. 6, [0171], [0163]-[0171]. Thus, during T2, the voltage at Node A is reset according to the low signal on Gi and the driving voltage at Node C. *Id.*


170. During T3 (after t3), in both embodiments transistors 311 and 313 are turned off while capacitor 320 holds the potential difference $VDD+V_{th}-V_{data}$. *Id.*, [0172].

171. During T4 (after t4), in both embodiments the preliminary control voltage on Node B is changed by 312 to VDD (potential of power supply line Vp) from Vdata, capacitor 320 couples that change in voltage to Node A. *Id.*, [0019], [0172]-[0174]. In addition, TFT 315 is switched on by low voltage on Ei, TFT 310 provides the driving current and driving voltage for the light emission period of T4 in which OLED 330 then generates output light according to the drive current. *Id.*, [0173]-[0175].

B. Claim 1

1. [1pre]

172. Senda discloses “An organic light emitting display, comprising (see following limitations).”



173. EX1006, Figs. 1-16, Abstract, [0001] (invention relates to a display device such as an organic EL display, [0117] (“130 ... 330, and 730: organic EL element”), [0125] (“[a] display device according to each embodiment includes a pixel circuit ... the pixel circuit includes an organic EL element”), [0135]-[0137], [0163], [0209].


174. As discussed above, Senda discloses a Modified 3rd Embodiment, wherein Senda’s third embodiment (Figs. 6-7, [0163]-[0174]) is modified as disclosed for the seventh embodiment (Fig. 15, [0209]-[0220]) to connect PMOS

transistor 314 to Node C to reduce leakage at Node A. EX1006, [0218]-[0219], claims 1, 3, and 5. Senda discloses figure 1 and [0125]-[0134] apply to each of the first, third, and seventh embodiments. *Id.*, [0125]-[0127]. Thus, Senda discloses all elements of the challenged claims, as arranged in the claims, as further explained for each limitation below.


2. [1a]

175. Senda discloses “a data line (S_j) for transmitting a data signal (V_{data}).”

Fig. 1




Senda's Modified 3rd Embodiment



176. EX1006, Figs. 1 (annotated) (left), 6 (annotated and modified) (right) (data lines S_j are connected to the source driver circuit 13), 7 (data on S_j), [0128]-[0131] (circuit 13 functions as a display signal output circuit that provides potentials according to display data to the data lines S_j), [0124], [0163]-[0164], [0166] (data on S_j), [0169]-[0171] (V_{data} on S_j).

3. [1b]



177. Senda discloses “a first scan line (Gi) for transmitting a first scan signal.”



178. EX1006, Fig. 1 (annotated) (left) (a plurality of scanning lines Gi), 6 (annotated and modified) (right) (Gi), 7 (GL and GH on Gi), 15 (scanning line Gi), [0123] (Gi: scanning line), [0127]-[0128] (scanning lines Gi ... are connected to the gate driver circuit 12), [0130] (gate driver circuit 12 functions as a scanning signal output circuit that selects a write-target pixel circuit using a corresponding scanning line Gi), [0136]-[0142], [0163]-[0172] (GL and GH on Gi), [0211]-[0212].


4. [1c]

179. Senda discloses “a second scan line (Ri) for transmitting a second scan signal.”




5. [1d]

73



Senda's Modified 3rd Embodiment



182. EX1006, Figs. 1, 6 (annotated and modified) (right) (control line Ei), 7 (GL and GH on Ei), [0122] (Wi, Ri, and Ei: control line), [0164] (“[t]he potential of the control line Ei is controlled by the gate driver circuit 12”), [0165]-[0174] (GL and GH on Ei), [0211]-[0218].

6. [1e]

183. Senda discloses “an input unit (311), electrically connected to the data line (Sj) and the first scan line (Gi), for outputting a preliminary control voltage (outputting preliminary control voltage to Node B) according to the data signal (data signal on Sj) and the first scan signal (first scan signal on Gi).”

Senda's Modified 3rd Embodiment





FIG. 2

184. Senda's Modified 3rd Embodiment (left) and 757 patent Figure 2 (right) are shown annotated above. Senda discloses 311 is a PMOS transistor with a gate coupled to Gi, a first electrode coupled to the data line Sj, and a second electrode coupled to Node B, such that during T1 and T2, 311 outputs a preliminary control voltage to the first Node B according to the data signal on Sj and the low level first scan signal on Gi. EX1006, Figs. 6-7 (showing Vdata on Sj and as output to Node B), [0135]-[0152], [0163]-[0164] (PMOS transistors, Gi, Sj), [0165]-[0175] (311 is turned on by GL on Gi such that it outputs Vdata to Node B from the data signal on Sj), [0169] ("B is connected to the data line Sj through the switching TFT 311, and thus, the potential at the connection point B is

changed to Vdata”). The second electrode of TFT 311 is electrically connected to the voltage adjustment unit (312) and couple unit (320) at Node B. *Id.* PMOS transistor 311 outputs Vdata to Node B after t1 and after t2 while GL is on Gi as shown in Figure 7.

185. Under 112f, Senda’s PMOS transistor 311 as connected performs the claimed function and is identical to the corresponding structure for the input unit 215 (PMOS transistor 216 as connected). EX1001, Fig. 4, 4:34-38.

7. [1f]

186. Senda discloses “a voltage adjustment unit (312), electrically connected to the transmission line (Ei) and the input unit (311), for adjusting the preliminary control voltage (adjusting Vdata preliminarily stored at Node B) according to the emission signal (Ei) and a second reference voltage (VDD on Vp).”

Senda's Modified 3rd Embodiment





FIG. 2

187. Senda's Modified 3rd Embodiment (left) and 757 patent Figure 2 (right) are shown annotated above. Senda discloses 312 is a PMOS transistor with a gate coupled to Ei, a first electrode connected to 311 and 320 at Node B and a second electrode coupled to power supply wiring line Vp. EX1006, Figs. 6-7, [0163]-[0164] (connections for TFT 312). When 312 is turned on by a low emission control signal on Ei, 312 adjusts the preliminary control voltage Vdata at Node B to VDD. EX1006, Figs. 6-7 (after t4, showing adjustment of voltage at Node B from Vdata to Vdd), [0165]-[0174] (in T4, TFT 312 is switched on by low voltage on Ei, connecting Node B to power supply wiring line Vp to change

voltage from Vdata to VDD). TFT 312 is on during the light emitting period, after t4 in Figure 7.

188. Under 112f, Senda's PMOS transistor 312 as connected performs the claimed function and is identical to the corresponding structure for the voltage adjustment unit 220 disclosed in the 757 patent (PMOS transistor 221 as connected). EX1001, Fig. 2 (connection to VDD), 6:36-42.

189. Note that the relevant corresponding structure in the 757 patent for this ground is the structure in Figure 2 where the voltage adjustment unit is connected to power supply voltage VDD. According to Figure 2 and dependent claim 13, the second reference voltage and the first power voltage are the same voltage. *See Claim Construction [1f] above.*

8. [1g]

190. Senda discloses “a couple unit (320), electrically connected to the input unit (311) and the voltage adjustment unit (312), for adjusting a control voltage (voltage at Node A) through coupling a change of the preliminary control voltage (capacitor 320 couples change in voltage at Node B to Node A).”

Senda's Modified 3rd Embodiment





FIG. 2

191. Senda's Modified 3rd Embodiment (left) and 757 patent Figure 2 (right) are shown annotated above. Senda discloses storage capacitor 320 is coupled between Nodes A and B and, at time t3, is charged to the voltage difference between the preliminary control voltage Vdata on Node B and the voltage VDD+Vth on Node A. EX1006, Figs. 6-7, [0137], [0163]-[0164], [0169]-[0171] (charging of Nodes A and B), [0172] (at time t3 capacitor 320 holds the potential difference VDD+Vth-Vdata). After t4, when the preliminary control voltage on Node B is changed by 312 to VDD (potential of power supply line Vp), capacitor 320 couples that change in voltage to Node A. EX1006, Fig. 6-7 (showing after t4 the change in voltage at Node B and the corresponding change in

voltage at Node A), [0163]-[0164] (PMOS), [0173] (“the potential at the connection point B is changed from V_{data} to V_{DD} and accordingly the potential at the connection point A is changed by the same amount ... and becomes (V_{DD}+V_{th}+V_B).”). The coupling of the change in voltage occurs after t₄, during the light emission period in Figure 7.

192. Under 112f, Senda’s capacitor 320 as connected performs the claimed function and is identical to the corresponding structure for the couple unit 225 in the 757 patent (capacitor 226 as connected). EX1001, Fig. 4, 4:42-44.

9. [1h]

193. Senda discloses “a driving unit (310), electrically connected to the couple unit (320), for providing a driving current and a driving voltage (current and voltage at second electrode of 310, Node C), according to the control voltage (voltage at Node A) and a first power voltage (V_{DD} on V_p).”

Senda's Modified 3rd Embodiment





FIG. 2


194. Senda's Modified 3rd Embodiment (left) and 757 patent Figure 2 (right) are shown annotated above. Senda discloses 310 is a PMOS transistor with its gate terminal coupled to Node A (one electrode of capacitor 320), first electrode coupled to Vp providing VDD, and a second electrode coupled to Node C (313, 314, 315). After t4, when 310 is turned on by the control voltage at Node A and a low signal on Ei turns on 315, transistor 310 provides a driving current and driving voltage at its second electrode (Node C) to drive the organic EL element ("OLED") 330. EX1006, Figs. 6-7, [0163]-[0164] (PMOS), [0169]-[0174] (describing 310 driving after t4). Transistor 310 provides the driving current and driving voltage during the light emission period T4 in Figure 7.

195. Under 112f, Seanda's PMOS transistor 310 as connected performs the claimed function and is identical to the corresponding structure for the driving unit disclosed in the 757 patent (PMOS transistor 231 as connected). EX1001, Fig. 4, 4:38-41.

196. Senda explicitly discloses that 310 provides a current at its second electrode, Node C, to drive OLED 330. EX1006, Fig. 6-7, [0173]-[0174], [0210] (Node C). And Senda discloses that driving current provided by 310 is provided according to Vdd and the control voltage at Node A applied to the gate of 310. *Id.*

197. Senda inherently discloses that 310 provides a "driving voltage." A POSITA would have known it was inherent from the electrical properties of Senda's pixel circuit 300 that TFT 310 is also providing a driving voltage with the driving current. To provide a driving current as disclosed in Senda, a POSITA would have known that there must be a driving voltage, i.e., a difference in potential between the second electrode of 310 at Node C and Vcom at the common cathode. EX1006, [0120], [0133]. A POSITA would have known that without that difference in potential, there would be no driving current as disclosed in Senda and the OLED 330 would not emit light. A POSITA would have known that no current will flow through an LED without a driving voltage. A POSITA would have known that the relationship between the voltage and current across the diode is defined by the diode equation. A POSITA would have known that the magnitude

198. Senda discloses “a first reset unit (314), electrically connected to the driving unit (310) at Node C and the second scan line (Ri), for resetting the driving voltage (voltage at Node C) according to the second scan signal (Ri) and a first reference voltage (Vstd on Vs).”



199. Senda's Modified 3rd Embodiment (left) and 757 patent Figure 2 (right) are shown annotated above. Senda discloses transistor 314 is a PMOS transistor with a gate coupled to Ri, a first electrode coupled to transistor 310 at

Node C, and a second electrode coupled to V_s , such that after t_1 when 314 is turned on by the low second scan signal on R_i , the potential at Node C is reset according to V_{std} . EX1006, Figs. 6-7, [0163]-[0164] (PMOS), [0169]-[0170] (disclosing how during T1, TFT 314 is conductive), Fig. 15, [0210]-[0214], [0218]-[0219] (disclosing PMOS transistor 314 should be connected to Node C), claims 1 and 5 (claiming the modified third embodiment). As explained above, the Modified 3rd Embodiment discloses 314 will reset Node C according to the timing diagram in Figure 7 such as that when R_i is low, the driving voltage at Node C is reset according to V_{std} . *See* Ground 3.A.

200. Under 112f, Senda's PMOS transistor 314 as connected performs the claimed function and is identical to the corresponding structure for the first reset unit disclosed in the 757 patent (PMOS transistor 236 as connected). EX1001, Fig. 4, 4:44-48.

201. Senda discloses transistor 314 is connected to V_{std} on V_s while the corresponding structure 236 is connected to " V_{ref1} ," but this difference in naming convention is not relevant. V_{std} on V_s in Senda is a reference voltage that is different from the second reference voltage V_{DD} . EX1006, [0133] (V_{std} is a "reference potential" that is adjustable and set by control signal PDA), [0155] (V_{std} must be lower than V_{DD} and is desirably close to $V_{DD} + V_{th}$ to ensure compensation for 310).

11. [1j]

202. Senda discloses “a second reset unit (313), electrically connected to the driving unit (310), the first reset unit (314), and the first scan line (Gi), for resetting the control voltage (voltage at Node A) according to the first scan signal (Gi) and the driving voltage (voltage at Node C).”

Senda's Modified 3rd Embodiment





FIG. 2

203. Senda's Modified 3rd Embodiment (left) and 757 patent Figure 2 (right) are shown annotated above. Senda discloses 313 is a PMOS transistor with a gate coupled to Gi, a first electrode coupled to Node C (second electrode of 310, 314, and 315), and a second electrode coupled to Node A (the gate of 310 and an electrode of 320), such that when 313 is turned on by a low signal on Gi, the

driving voltage (voltage at Node C) is applied to reset the control voltage at Node A. EX1006, Figs. 6-7, [0163]-[0164], [0169]-[0172], [0211]-[0214].

204. After t_1 (during T1), the voltage at Node A is reset (to a little higher than V_{std}) according to the low signal on G_i and the driving voltage at Node C. *See* Ground 3.A. Specifically, low signals on G_i and R_i turn 313 and 314 on, such that the voltage on Node A is reset to a little higher than V_{std} . EX1006, Figs. 6-7 (showing after t_1 , Node A at V_{std} plus alpha), [0163]-[0164] (PMOS), [0169]-[0172], [0211]-[0214] (resetting voltage at Node A through 713 and 714 to V_{std} plus beta). For instance, in the third embodiment, the voltage at Node A is reset to V_{std} plus alpha while in the seventh embodiment, the voltage at Node A is reset to V_{std} plus beta. *Id.* A POSITA would have understood that alpha and beta are a small amount that represents the fact that Node A is reset to “a little higher” than V_{std} . *Id.*

205. After t_2 (during T2), the voltage at Node A is reset (to $V_{DD}+V_{th}$) according to the low signal on G_i and the driving voltage at Node C. See Ground 3.A. Specifically, a low signal on G_i is still supplied keeping 313 on, but a high signal on R_i causes 314 to turn off, such that the voltage on Node A is reset to $V_{DD}+V_{th}$. EX1006, Figs. 6-7 (showing after t_2 , Node A reaches $V_{DD}+V_{th}$, and that V_{th} is a negative value), [0163]-[0164], [0169]-[0171]. Senda discloses that after t_2 , 310 operates in a conduction state until Node A reaches $V_{DD}+V_{th}$, at

which point 310 goes into a threshold state. *Id.*, [0171]. Senda discloses this reset is performed to compensate for the threshold voltage of 310. *Id.*, [0174]. A POSITA would have understood that, regardless of whether the voltage at Node A was reset to a little higher than V_{std} in T1 using the technique in the third embodiment or the technique in the Modified 3rd Embodiment, at the beginning of T2 driving transistor 310 would be in a conductive state, such that during T2, the same voltage compensation operation would have been performed and the same voltage would be stored at Node A at the end of T2.

206. Senda's disclosure in this regard is identical to the disclosure of the 757 patent wherein during T1, V_{ctrl} is reset to V_{ref1} through 236 and 241, and during T2, V_{ctrl} is reset to $VDD - |V_{th}|$ through 241. EX1001, Fig. 3, 5:15-22 (T1), 5:23-38 (T2). Senda discloses V_{th} is a negative value (EX1006, [0171]), so Senda's $VDD + V_{th}$ is the same as the 757 patent's $VDD - |V_{th}|$. A POSITA would have understood that when V_{th} is a negative value, the adding of a negative value to VDD is equivalent to subtracting the absolute value of V_{th} from VDD such that $VDD + V_{th}$ is the same as $VDD - |V_{th}|$.

207. Under 112f, Senda's PMOS transistor 313 as connected performs the claimed function and is identical to the corresponding structure for the second reset unit disclosed in the 757 patent (PMOS transistor 241 as connected). EX1001, Fig. 4, 4:48-52.

12. [1k]

208. Senda discloses “an organic light emitting diode (330) for generating output light according to the driving current.”

Senda's Modified 3rd Embodiment




FIG. 2

209. Senda's Modified 3rd Embodiment (left) and 757 patent Figure 2 (right) are shown annotated above. Senda discloses that the OLED 330 is driven by the driving current provided by 310 to generate output light. EX1006, Fig. 6-7, [0117], [0163]-[0164], [0174] (disclosing the current through 310 drives the OLED to emit light). The amount of control voltage at Node A on the gate of 310 determines the amount of driving current 310 provides and, therefore, the brightness of the OLED. *Id.*

13. [11]

210. Senda discloses “an emission enable unit (315), electrically connected to the transmission line (Ei), the driving unit (310), and the organic light emitting diode (330), for providing a control of furnishing the driving current to the organic light emitting diode according to the emission signal (GL and GH on Ei).”

Senda's Modified 3rd Embodiment





FIG. 2

211. Senda's Modified 3rd Embodiment (left) and 757 patent Figure 2 (right) are shown annotated above. Senda discloses 315 is a PMOS transistor with a gate coupled to Ei, a first electrode coupled to the second electrode of 310 at Node C and a second electrode coupled to OLED 330, such that when 315 is turned on by a low emission control signal on Ei, the driving current from the

second electrode of 310 is applied to OLED 330. EX1006, Fig. 6-7, [0117], [0163]-[0164], [0174].

212. Under 112f, Senda's PMOS transistor 315 as connected performs the claimed function and is identical to the corresponding structure for the second reset unit disclosed in the 757 patent (PMOS transistor 251 as connected). EX1001, Fig. 4, 4:54-58.

C. Claim 2:

213. Senda discloses claim 1 "wherein the input unit (311) comprises a first transistor (311), the first transistor having a first end (first electrode) electrically connected to the data line (Si), a gate end electrically connected to the first scan line (Gi), and a second end (second electrode connected to Node B) electrically connected to the voltage adjustment unit (312) and the couple unit (320)." *See* [1e].

D. Claim 3:

214. Senda discloses claim 2, "wherein the first transistor (311) comprises a thin film transistor (TFT) or a field effect transistor (PMOS)." Senda discloses transistors 310-315, 714 are thin film transistors. EX1006, [0004] ("TFTs (Thin Film Transistors)"), [0163]-[0164] ("TFT"), [0135]-[0138], [0209] (TFT), claim 14 ("thin-film transistors").

E. Claim 4:

215. Senda discloses claim 1, “wherein the driving unit (310) comprises a second transistor (310), the second transistor (310) having a first end (first electrode) for receiving the first power voltage (VDD on Vp), a gate end for receiving the control voltage (voltage on Node A), and a second end (second electrode) for outputting the driving current and the driving voltage. *See* [1h].

F. Claim 5:

216. *See* Claim 3, 4.

G. Claim 6:

217. Senda discloses claim 1 “wherein the couple unit (320) comprises a capacitor (320) electrically connected between the input unit (311) and the driving unit (310). *See* [1g].

H. Claim 7:

218. Senda discloses claim 1 “wherein the first reset unit (314) comprises a third transistor (314), the third transistor having a first end (connected to Vs) for receiving the first reference voltage (Vstd on Vs), a gate end electrically connected to the second scan line (Ri), and a second end (connected to Node C) electrically connected to the drive unit (310), the second reset unit (313) and the emission enable unit (315).” *See* [1i], [1j]-[1l].

I. Claim 8:

219. *See* Claim 3, 7.

J. Claim 9:

220. Senda discloses claim 1 “wherein the second reset unit (313) comprises a fourth transistor (313), the fourth transistor having a first end (connected at Node C) electrically connected to the driving unit (310), the first reset unit (314) and the emission enable unit (315), a gate end electrically connected to the first scan line (Gi), and a second end (connected to Node A) electrically connected to the couple unit (320) and the driving unit (310). *See* [1j], [1h]-[1i], 7.

K. Claim 10:

221. *See* Claim 3, 9.

L. Claim 11:

222. Senda discloses claim 1 “wherein the voltage adjustment unit (312) comprises a fifth transistor (312), the fifth transistor having a first end for receiving the second reference voltage (VDD on Vp), a gate end electrically connected to the transmission line (Ei), and a second end electrically connected to the input unit (311) and the couple unit (320).” *See* [1f], [1e]-[1g].

M. Claim 12:

223. *See* Claim 3, 11.

N. Claim 13:

224. Senda discloses “the organic light emitting display of claim 11, wherein the second reference voltage (VDD on Vp) is the first power voltage (VDD on Vp).” *See* [1f], [1h], 4, 11.

O. Claim 14:


225. Senda discloses claim 1 “wherein the emission enable unit (315) comprises a sixth transistor (315), the sixth transistor having a first end (at Node C) electrically connected to the driving unit (310), the first reset unit (314) and the second reset unit (313), a gate end electrically connected to the transmission line (Ei), and a second end electrically connected to the organic light emitting diode (330). *See* [1l], [1e], [1h], 7, 9.

P. Claim 15:

226. *See* Claim 3, 14.

Q. Claim 16:

227. Senda discloses claim 1 “wherein the organic light emitting diode (330) comprises an anode electrically connected to the emission enable unit (315) and a cathode for receiving a second power voltage (Vcom).” *See* [1k]; EX1006, Figs. 1, 6 (illustrating diode with anode (base of triangle) connected to 315 and cathode (line at tip of triangle) connected to Vcom), [0120] (“Vcom: COMMON CATHODE”), [0133] (“a common cathode Vcom (or a cathode wiring line CAi)”),




A POSITA would have understood that according to the organic light emitting diode symbol shown and disclosed in EX1006, Figs. 1, 6, and the Modified 3rd embodiment (along with Fig. 2 of EX1001), the base of the triangle symbol would be the anode of the diode shown while the line at the tip of the triangle must be the cathode of the OLED diode because this was the standard meaning of these symbols in the art.

R. Claim 17:

1. [17pre]

228. Senda discloses “a driving method (Fig. 7), comprising.” EX1006, Figs. 6-7, [0034], [0052]; [17pre]-[17u]. The timing diagram in combination with the pixel structure discloses a driving scheme for an organic EL display. EX1006, [0003]-[0007]. Senda’s Modified 3rd Embodiment uses the timing diagram in Figure. 7. *See supra* Ground 3.A (explaining Senda’s Modified 3rd Embodiment and the timing of Figure 7).

Fig. 7



2. [17a]

229. Senda discloses “outputting a preliminary control voltage (outputting Vdata to Node B) by an input unit (311) according to a data signal (Vdata signal on Sj) and a first scan signal (GL/GH on Gi).” *See* [1e].

3. [17b]

230. Senda discloses “adjusting the preliminary control voltage (changing voltage on Node B from Vdata to VDD) by a voltage adjustment unit (312) according to an emission signal (GL/GH on Ei) and a second reference voltage (VDD on Vp).” *See* [1f].

4. [17c]

231. Senda discloses “adjusting a control voltage (voltage on Node A) by a couple unit (320) through coupling a change of the preliminary control voltage (capacitor 320 couples change in voltage at Node B to Node A).” *See* [1g].

5. [17d]

232. Senda discloses “providing a driving current and a driving voltage (current and voltage at second electrode of 310, Node C) by a driving unit (310) according to the control voltage (voltage on Node A) and a power voltage (VDD on Vp).” *See* [1h].

6. [17e]

233. Senda discloses “resetting the driving voltage (voltage on Node C) by a first reset unit (314) according to a second scan signal (GL/GH on Ri) and a first reference voltage (Vstd on Vs).” *See* [1i], 13.

7. [17f]

234. Senda discloses “resetting the control voltage (voltage on Node A) by a second reset unit (313) according to the first scan signal (GL/GH on Gi) and the driving voltage (voltage on Node C).” *See* [1j].

8. [17g]

235. Senda discloses “generating output light by an organic light emitting diode (330) according to the driving current (current output from 310).” *See* [1k].

9. [17h]


236. Senda discloses “providing a control of furnishing the driving current to the organic light emitting diode (330) by an emission enable unit (315) according to the emission signal (GL/GH on Ei).” *See* [1l].

10. [17i]

237. Senda discloses “providing the first scan signal (GL/GH on Gi) with a first level (GL) to the input unit (311) and the second reset unit (313), providing the second scan signal (GL/GH on Ri) with the first level (GL) to the first reset unit (314), providing the emission signal (GL/GH on Ei) with a second level (GH) different from the first level (GL) for disabling a voltage adjusting operation of the voltage adjustment unit (312) and disabling a current furnishing operation of the emission enable unit (315), and providing the data signal (Vdata on Sj) to the input unit (311) during a first interval (T1).” *See* [1e]-[1f], [1i]-[1j], [1l]; EX1006, Fig. 7 (at T1 showing Gi low, Ri low and Ei high), [0167]-[0170] (explaining that in T1

low signals on Gi and Ri turn on PMOS transistors 311, 313, 314 and high signal on Ei turns off PMOS transistors 312 and 315).

Fig. 7



11. [17j]

238. Senda discloses “outputting the preliminary control voltage (Vdata) by the input unit (311) according to the data signal (Vdata on Sj) and the first scan signal (GL/GH on Gi) during the first interval (T1).” See [1e] (311), [17a] (same), [17i] (T1).

12. [17k]

239. Senda discloses “resetting the driving voltage (voltage on Node C) by the first reset unit (314) according to the second scan signal (GL/GH on Ri) and the first reference voltage (Vstd on Vs) during the first interval (T1).” See [1i] (314), [17e] (same), [17i] (T1).


13. [17l]

240. Senda discloses “resetting the control voltage (voltage on Node A) by the second reset unit (313) according to the first scan signal (GL/GH on Gi) and the driving voltage (voltage on Node C) during the first interval (T1).” *See* [1j] (313), [17f] (same), [17i] (T1).

14. [17m]

241. Senda discloses “switching the second scan signal (GL/GH on Ri) from the first level (GL) to the second level (GH) for disabling a resetting operation of the first reset unit (314) during a second interval (T2) following the first interval (T1).” *See* [1i], EX1006, Fig. 7 (T2), [0171] (explaining after t2, Ri goes high turning off transistor 314).

Fig. 7




15. [17n]

242. Senda discloses “performing a threshold voltage compensation operation on the control voltage (voltage on Node A) by the second reset unit (313) and the driving unit (310) according to the first scan signal (GL/GH on Gi) and the power voltage (VDD on Vp) during the second interval (T2).” *See* [1j], (explaining threshold voltage compensation after t2), [17m].

16. [17o]

243. Senda discloses “switching the first scan signal (GL/GH on Gi) from the first level (GL) to the second level (GH) for disabling a resetting operation of the second reset unit (313) and disabling an inputting operation of the input unit (311) during a third interval (T3) following the second interval (T2).” EX1006, Fig. 7, [0172] (explaining that after t3, Gi goes high turning off transistors 311 and 313).


Fig. 7



17. [17p]

244. Senda discloses “switching the emission signal (GL/GH on Ei) from the second level (GH) to the first level (GL) during a fourth interval (T4) following the third interval (T3).” *See* [11]; EX1006, Fig. 7, [0173]-[0174] (explaining after t4, Ei goes low).


Fig. 7



18. [17q]

245. Senda discloses “adjusting the preliminary control voltage (voltage on Node B) by the voltage adjustment unit (312) according to the emission signal (GL/GH on Ei) and the second reference voltage (VDD on Vp) during the fourth interval (T4).” *See* [1f] (312), [17b] (same); EX1006, Fig. 7 (showing adjustment of voltage on Node B from Vdata to VDD after t4), [0173]-[0174] (explaining adjustment occurs after t4).


Fig. 7



19. [17r]

246. Senda discloses “adjusting the control voltage (voltage on Node A) by the couple unit (320) through coupling a change of the preliminary control voltage (voltage on Node B) during the fourth interval (T4).” *See* [1g] (320), [17c] (same); EX1006, Figs. 7 (showing coupled change in voltage on Node A after t4), [0019], [0172]-[0174] (after t4, adjusting the voltage on Node A from VDD+Vth to VDD+Vth+VB, by coupling the change of voltage at Node B from Vdata to VDD where VB=VDD-Vdata).

Fig. 7



20. [17s]


247. Senda discloses “providing the driving current (current provided on second electrode of transistor 310 at Node C) by the driving unit (310) according to the control voltage (Node A) and the power voltage (VDD on Vp) during the fourth interval (T4).” *See* [1h] (310), [17d]; EX1006, Fig. 7, [0173]-[0175] (after t4 the current provided by TFT 310 corresponds to the voltage on Node A such that a current of an amount according to the data potential Vdata flows through to the OLED 330).

21. [17t]

248. Senda discloses “furnishing the driving current to the organic light emitting diode (330) by the emission enable unit (315) according to the emission signal (GL/GH on Ei) during the fourth interval (T4).” *See* [1l] (315), [17e];

EX1006, Fig. 7, [0173]-[0175] (after t_4 , E_i goes low (GL) such that driving current from 310 flows through 315 to the OLED 330).

Fig. 7



22. [17u]

249. Senda discloses “generating output light by the organic light emitting diode (330) according to the driving current during the fourth interval (T4).” *See* [1k] (330), [17g] (same); EX1006, Fig. 7, [0173]-[0175] (after t_4 , OLED 330 generates output light according to the drive current).

S. Claim 18:

250. Senda discloses the method of claim 17, “wherein the second level (GH) is greater than the first level (GL).” *See* [17i].

T. Claim 19:

251. Senda discloses the method of claim 17, “wherein the first level is greater than the second level.” Claim 19 reverses the voltage levels of the scan

lines relative to claim 18. Senda discloses its modified third embodiment uses the levels as claimed for claim 18 as shown above. *See* [17i] (PMOS with second level (high-turn off (GH)) voltage which is greater than the first level (low-turn on (GL)) voltage)).

252. Senda discloses the voltage levels can be reversed as claimed by claim 19. Senda discloses its PMOS transistors, which are turned on by low gate voltages and off by high gate voltages, can instead be NMOS transistors, which are turned on by high gate voltages and off by low gate voltages. EX1006, Figs. 2-3, [0134] (p-channel or n-channel), [0135], [0163]-[0164] (first embodiment uses NMOS, which can be PMOS as shown for third embodiment as long as signals are adjusted), [0175] (third embodiment can use first embodiment transistors as long as signals are adjusted). A POSITA would have been familiar with PMOS and NMOS transistors and known they were turned on and off by opposite gate voltages. Thus, Senda discloses to a POSITA that its PMOS embodiment can be implemented as an NMOS embodiment using the opposite gate voltages.


U. Claim 20

253. Senda discloses “the driving method of claim 17, wherein the second reference voltage (VDD on Vp) is the power voltage (VDD on Vp).” *See* [1f], 13, claim 17.

V. Claim 21

254. Senda discloses “the driving method of claim 17, wherein a length of the second interval (T2) is greater than a length of the first interval (T1).” *See* claim [17i]-[17l] (T1), [17m]-[17n] (T2).

Fig. 7



255. As shown in annotated Figure 7 of Senda above, Senda clearly discloses to a POSITA that T2 (the period after t2) is greater than the length of T1 (the period after t1).

XI. GROUND 4: CLAIMS 1-21 ARE OBVIOUS OVER SENDA

A. Claims 1-21

256. As shown in Ground 3, Senda discloses that embodiment 3 should be modified as taught by embodiment 7 to connect transistor 314 to Node C as shown for transistor 714, such that the disclosures of Senda as a whole anticipate the claims. To the extent the Board disagrees and finds that Senda’s disclosures do not

amount to anticipation, it would have been obvious to a POSITA to modify the third embodiment as taught by Senda in the seventh embodiment, rendering the claims obvious.

257. A POSITA would have been motivated by the express teachings of Senda to connect the first reset unit 314 of the third embodiment to Node C instead of Node A. Senda teaches that reducing the number of TFTs connected to Node A from two (as taught in embodiment five) to one (as taught in embodiment 7) is desirable to reduce leakage current at Node A and reduce fluctuations in the charge held by the capacitor. This will reduce fluctuations in the gate terminal potential of the driving TFT and enhance display quality. EX1006, [0218]-[0219] (explaining that suppression of fluctuations in the gate terminal potential of the driving TFT can be used to enhance display quality). Senda explicitly teaches this improvement is relevant to embodiment three which, like embodiment five, has two TFTs connected to Node A. *Id.*, Figs. 6, 13 [0219] (changes made within the seventh embodiment to suppress fluctuations in the gate terminal potential of the driving TFT to increase display quality such that “the same change may be made to the pixel circuits according to the first to fourth and sixth embodiments”). For the third embodiment, Senda teaches changing the connection of the transistor to Node C without any other changes, and a POSITA would have understood the timing diagram in Figure 7 would still be used. *Id.*, [0210]. Senda claims this

modification. *Id.*, claims 1, 5; *see also* Ground 3, Section A.. A POSITA would have been motivated to make the modification disclosed by Senda to realize the benefits taught by Senda because a POSITA would have understood that there was no significant disadvantage in doing so.


258. A POSITA would have understood it was known to connect the first reset unit to Node A or Node C, such that these were known design choices, and such that none of those design choices is novel or non-obvious.

259. A POSITA would have had a reasonable expectation of success in making the modification taught by Senda since it would have been a routine change that can easily be made. A POSITA knows how to connect transistors in a circuit. Senda teaches it was a known technique in the art to change the connection of the first reset unit from Node A to C and that each of the design choices could be used for a pixel circuit. EX1006, Figs. 2-3, 6-7, 11-12, 15-16, and accompanying text, [0217]-[0219] (“[e]ven with the display device according to the present embodiment including such a pixel circuit 700 ... the same effect as that obtained in the first embodiment and the effect of being able to easily perform a peak luminance adjustment can be obtained”). Connecting transistors in the pixel circuit to make the modification taught by Senda would have been a simple substitution and routine matter involving known methods to yield predictable results.

B. Claim 21

260. To the extent the additional limitation required by claim 21 is not disclosed as shown in Ground 3 by Figure 7, it would have been obvious over Senda.

Fig. 7



261. It would have been obvious to a POSITA to make T2 greater than T1, as illustrated in Figure 7, in order to make sure that the critical voltage difference is stored precisely in capacitor 320 as required during T2.

262. A POSITA would have been motivated to reduce the overall programming time relative to the display time and, therefore, would have been motivated to reduce the time of each programming step to the minimum time (with sufficient margin) required to complete the relevant operation for that step.

263. In minimizing the overall programming time, a POSITA would have understood that the precise voltage compensation operation would have taken

longer than the simple operation in the preceding reset period, consistent with the illustrations in Senda's figures.

264. Senda discloses that the only operation that must be completed in T1 is to reset the voltage on Node A to ensure that the driving transistor 310 is in a conductive state and that Node A will be V_{std} plus a small but unknown value. EX1006, [0169]-[0170], [0212]-[0214]. In contrast, Senda discloses that during T2, the desired voltage must be precisely stored in capacitor 320 to accomplish Senda's purposes of compensating for the threshold voltage and emitting the desired amount of light. Senda stresses precision and full compensation is important. *Id.*, [0028]-[0029], [0151]-[0158], [0162]. A POSITA would have understood that precisely storing this voltage difference in capacitor 320 to ensure full compensation would take more time than simply putting 310 into a conductive state.

265. For example, a POSITA would have understood that the charging current through the driving transistor decreases as the gate voltage increases. A POSITA would have recognized this by Senda's consistent disclosure that the period (either T2 or T3, depending on the embodiment) when voltage compensation is performed is always much greater than the preceding reset time period. *Id.*, Figs. 3, 5, 10, 12, 14 (T3 is much greater than prior reset period), Figs. 7, 16 (T2 is much greater than prior reset period). And with Senda's disclosure that

the rate of increase in voltage at Node A slows during the voltage compensation period as compensation is performed, but that the change in voltage at Node A during the preceding reset time period is almost immediate. *Id.* For instance, a POSITA would have understood Figure 7 shows the compensation period as a curve with a smooth slope to demonstrate the charging current becoming smaller and smaller over time, which can be understood as needing a longer period to achieve critical voltage in T2 as the voltage at the gate of 310 reaches $V_{DD} + V_{th}$. As a result, the charging current through 310 and 313 at Node A becomes lower and lower throughout this period as 310 is turned off. In addition, a POSITA would have understood that the compensation time for a threshold voltage for TFTs cannot be too short or it will not function, which is exacerbated in large-sized AMOLED panels due to the larger resistive capacitive loads experienced in AMOLED panels. EX1011, 806-808. The increase in resolution and frame rate of AMOLED panels affects the compensation time such that the image quality will decrease if the compensation time is decreased. EX1012, 505. For instance, pixel circuits can be designed so that the pixel circuit will use data lines to provide reference or data voltages while the pixels compensate for V_{th} variations, making the compensation time shorter than or equal to scanning time for one row (T_{scan}), but if the scanning time is too short then there will be a failure to compensate for non-uniform brightness of a display image. EX1013, 1-2, 6.